Article

Reusable component IP design using refinement-based design environment

Authors:

Sanggyu Park,

Sangyong Yoon,

Soo-IK ChaeAuthors Info & Claims

ASP-DAC '06: Proceedings of the 2006 Asia and South Pacific Design Automation Conference

Pages 588 - 593

https://doi.org/10.1145/1118299.1118439

Published: 24 January 2006 Publication History

Get Access

Abstract

We propose a method of enhancing the reusability of the component IPs by separating communication and computation for a system function. In this approach, we assume that the component designers describe mainly the computation part of the component, and the system designer can construct the communication part by using our refinement-based design environment. Moreover, we introduced a concept of the Communication Architecture Template Tree (CATree), which helps IP designers to effectively separate computation and communication for a system function. We confirmed that this approach is effective by applying it to a H.264 decoder design.

References

[1]

Michael Keating, Pierre Bricaud, "Reuse methodology manual", Kluwer academic publisher, 2002

Google Scholar

[2]

Y.-T. Hwang and S.-C. Lin, "Automatic protocol translation and template based interface synthesis for IP reuse in SoC", Proc of 10th ASP-DAC, pp. 565--568, Dec. 2004

Google Scholar

[3]

K. Keutzer, S. Malik, et. al., "System-level design: Orthogonalization of concerns and platform-based design", Trans. on Computer-Aided Design of Integrated Circuits and Systems, Vo119, No. 12, pp. 1523--1542, Dec. 2000.

Digital Library

Google Scholar

[4]

VSI Alliance On-Chip Bus Development Working Group, "OCB 2.0", Apr. 2001

Google Scholar

[5]

Sonics Inc. "Open core protocol specification 1.0", 2000

Google Scholar

[6]

W. Cesario, D. Lyonnard, G Nicolescu, Y. Paviot, S. Yoo, A. Jerraya, "Multiprocessor SoC Platforms: A Component Based Design Approach", IEEE Design & Test of Computers, pp. 52--63, Nov. 2002,

Digital Library

Google Scholar

[7]

F. Gharalli, D. Lyonnard, S. Meftali, F. Rousseau, A. A. Jerraya, "Unifying memory and processor wrapper architecture in multiprocessor SoC design", proc of ISSS'02, pp. 26--31, Oct. 2002.

Digital Library

Google Scholar

[8]

S. Abdi, D. Gajski, "Automatic generation of equivalent architecture model from functional specification", Proc. of42th DAC, pp. 608--613, June, 2004

Digital Library

Google Scholar

Cited By

View all

Trost AZemva A(2015)Configurable hardware components generator in Python2015 4th Mediterranean Conference on Embedded Computing (MECO)10.1109/MECO.2015.7181876(96-99)Online publication date: Jun-2015
https://doi.org/10.1109/MECO.2015.7181876
CHO JLEE DYOON SPARK SCHAE S(2009)VLSI Implementation of a VC-1 Main Profile Decoder for HD Video ApplicationsIEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences10.1587/transfun.E92.A.279E92-A:1(279-290)Online publication date: 2009
https://doi.org/10.1587/transfun.E92.A.279
Park SYoon SChae S(2009)A mixed-level virtual prototyping environment for SystemC-based design methodologyMicroelectronics Journal10.1016/j.mejo.2008.05.01040:7(1082-1093)Online publication date: 1-Jul-2009
https://dl.acm.org/doi/10.1016/j.mejo.2008.05.010
Show More Cited By

Index Terms

Reusable component IP design using refinement-based design environment
1. Hardware

Recommendations

Towards Reusable Personas for Everyday Design
CHI EA '16: Proceedings of the 2016 CHI Conference Extended Abstracts on Human Factors in Computing Systems

Personas are artificial character based representations of user goals, attitudes, motivations and abilities which enable designers to focus their design efforts on key, targeted users. The success of personas in design is due to their capacity to enable ...
Adaptive component paradigm for component specification based on behavioral model and design patterns
The role of design fiction in participatory design processes
NordiCHI '18: Proceedings of the 10th Nordic Conference on Human-Computer Interaction

Participatory design is in essence very malleable as any design technique could lend itself to it, as long as users and stakeholders are involved. Design fictions however, have more often been used as either a vehicle for critical designs, or as a sheer ...

Comments

Please enable JavaScript to view thecomments powered by Disqus.

Information & Contributors

Information

Published In

ASP-DAC '06: Proceedings of the 2006 Asia and South Pacific Design Automation Conference

January 2006

998 pages

ISBN:0780394518

General Chair:
Fumiyasu Hirose
Cadence Design Systems, Japan

Publisher

IEEE Press

Publication History

Published: 24 January 2006

Permissions

Request permissions for this article.

Request Permissions

Check for updates

Qualifiers

Article

Acceptance Rates

Overall Acceptance Rate 466 of 1,454 submissions, 32%

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

7
Total Citations
View Citations
214
Total Downloads

Downloads (Last 12 months)0
Downloads (Last 6 weeks)0

Reflects downloads up to 22 Jan 2025

Other Metrics

View Author Metrics

Citations

Cited By

View all

Trost AZemva A(2015)Configurable hardware components generator in Python2015 4th Mediterranean Conference on Embedded Computing (MECO)10.1109/MECO.2015.7181876(96-99)Online publication date: Jun-2015
https://doi.org/10.1109/MECO.2015.7181876
CHO JLEE DYOON SPARK SCHAE S(2009)VLSI Implementation of a VC-1 Main Profile Decoder for HD Video ApplicationsIEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences10.1587/transfun.E92.A.279E92-A:1(279-290)Online publication date: 2009
https://doi.org/10.1587/transfun.E92.A.279
Park SYoon SChae S(2009)A mixed-level virtual prototyping environment for SystemC-based design methodologyMicroelectronics Journal10.1016/j.mejo.2008.05.01040:7(1082-1093)Online publication date: 1-Jul-2009
https://dl.acm.org/doi/10.1016/j.mejo.2008.05.010
Jinhyun Cho Soonwoo Choi SooIk-Chae (2008)RTL generation of channel architecture templates for a template-based SoC design flow2008 Forum on Specification, Verification and Design Languages10.1109/FDL.2008.4641460(251-252)Online publication date: Sep-2008
https://doi.org/10.1109/FDL.2008.4641460
Hao Shen Petrot F(2007)Service dependency graph for HW/SW interfaces modeling: The motion-JPEG case study2007 7th International Conference on ASIC10.1109/ICASIC.2007.4415784(930-933)Online publication date: Oct-2007
https://doi.org/10.1109/ICASIC.2007.4415784
Park SYoon SChae S(2006)A Mixed-Level Virtual Prototyping Environment for Refinement-Based Design EnvironmentProceedings of the Seventeenth IEEE International Workshop on Rapid System Prototyping10.1109/RSP.2006.3(63-68)Online publication date: 14-Jun-2006
https://dl.acm.org/doi/10.1109/RSP.2006.3
Yoon SPark SChae S(2006)Implementation of a H.264 decoder with Template-based Communication RefinementAPCCAS 2006 - 2006 IEEE Asia Pacific Conference on Circuits and Systems10.1109/APCCAS.2006.342052(570-573)Online publication date: Dec-2006
https://doi.org/10.1109/APCCAS.2006.342052

View Options

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Cited By

Index Terms

Recommendations

Towards Reusable Personas for Everyday Design

Adaptive component paradigm for component specification based on behavioral model and design patterns

The role of design fiction in participatory design processes