More Web Proxy on the site http://driver.im/

Article

Characterizing and modeling minimum energy operation for subthreshold circuits

Authors:

Benton H. Calhoun,

Anantha ChandrakasanAuthors Info & Claims

ISLPED '04: Proceedings of the 2004 international symposium on Low power electronics and design

Pages 90 - 95

https://doi.org/10.1145/1013235.1013265

Published: 09 August 2004 Publication History

Abstract

Subthreshold operation is emerging as an energy-saving approach to many new applications. This paper examines energy minimization for circuits operating in the subthreshold region. We show the dependence of the optimum V DD for a given technology on design characteristics and operating conditions. Solving equations for total energy provides an analytical solution for the optimum V DD and V T to minimize energy for a given frequency in subthreshold operation. SPICE simulations of a 200K transistor FIR filter confirm the analytical solution and the dependence of the minimum energy operating point on important parameters.

References

[1]

R. Amirtharajah, et al, "A Micropower Programmable DSP Powered using a MEMS-based Vibration-to-Electric Energy Converter," ISSCC, 2000.

[2]

A. Wang, et al, "Optimal Supply and Threshold Scaling for Subthreshold CMOS Circuits," Intl. Symp. on VLSI, pp. 7--11, 2002.

Digital Library

[3]

J. Burr and A. Peterson, "Ultra Low Power CMOS Technology," 3rd NASA Symposium on VLSI Design, pp. 4.2.1--4.2.13, 1991.

[4]

R. Gonzalez, et al, "Supply and Threshold Voltage Scaling for Low Power CMOS," JSSC, vol 32, no 8, pp. 1210--1216, Aug 1997.

[5]

M. Stan, "Optimal Voltages and Sizing for Low Power," Intl. Conf. on VLSI Design, pp. 428--433, 1999.

Digital Library

[6]

J. Kao, et al, "A 175-mV Multiply-Accumulate Unit Using an Adaptive Supply Voltage and Body Bias Architecture," JSSC, vol 37, no 11, pp. 1545--1554, Nov 2002.

[7]

K. Nose and T. Sakurai, "Optimization of VDD and VTH for Low-Power and High-Speed Applications", DAC, pp. 469--474, 2000.

Digital Library

[8]

A. Bhavnagarwala, et al, "A Minimum Total Power Methodology for Projecting Limits on CMOS GSI," Trans. on VLSI Systems, vol 8, no 3, pp. 235--251, June 2000.

Digital Library

[9]

R. Brodersen, et al, "Methods for True Power Minimization," ICCAD, pp. 35--42, 2002.

Digital Library

[10]

E. Vittoz, "Micropower Techniques," Design of VLSI Circuits for Telecommunication and Signal Processing, ed. J.E. Franca and Y.P. Tsividis, ch. 5, Prentice Hall, 1994.

Digital Library

[11]

H. Kim and K. Roy, "Ultra-low Power DLMS Adaptive Filter for hearing Aid Applications," ISLPED, 2001.

Digital Library

[12]

A. Bryant, et al, "Low-Power CMOS at Vdd=4kT/q," Device Research Conference, pp. 22--23, 2001.

[13]

A. Wang and A. Chandrakasan, "A 180mV FFT Processor Using Sub-threshold Circuit Techniques," ISSCC, 2004.

[14]

R. Corless, et al, "On the Lambert W Function", Advances in Computational Mathematics, vol. 5, pp. 329--359, 1996.

[15]

A. Bellaouar, et al, "Supply Voltage Scaling for Temperature Insensitive CMOS Circuit Operation," IEEE Trans. on Circuits and Systems, vol. 45, no. 3, pp. 415--417, March, 1998.

Cited By

K MAwadhiya BN Y(2024)Enhancing Voltage Amplification in FE-DE Heterostructure with Multiple Dielectrics2024 IEEE International Conference on Distributed Computing, VLSI, Electrical Circuits and Robotics (DISCOVER)10.1109/DISCOVER62353.2024.10750677(164-170)Online publication date: 18-Oct-2024
https://doi.org/10.1109/DISCOVER62353.2024.10750677
Divya S(2023)Efficient logic cell design for ultralow-energy subthreshold operation in wearable biomedical systemsi-manager's Journal on Circuits and Systems10.26634/jcir.11.2.2039811:2(20)Online publication date: 2023
https://doi.org/10.26634/jcir.11.2.20398
G MDwivedi AV UChakrabarti PMargala M(2023)Optimum Supply Voltage for High Gain Amplifier in Telemetry Circuitry for Ultra-Low Power Implantable Cardiac Pacemaker2023 21st IEEE Interregional NEWCAS Conference (NEWCAS)10.1109/NEWCAS57931.2023.10198140(1-5)Online publication date: 26-Jun-2023
https://doi.org/10.1109/NEWCAS57931.2023.10198140
Show More Cited By

Index Terms

Characterizing and modeling minimum energy operation for subthreshold circuits
1. Hardware
  1. Electronic design automation
    1. Logic synthesis
      1. Circuit optimization

Recommendations

Utilizing reverse short channel effect for optimal subthreshold circuit design
ISLPED '06: Proceedings of the 2006 international symposium on Low power electronics and design

The impact of the Reverse Short Channel Effect (RSCE) on device current is stronger in the subthreshold region due to the reduced Drain-Induced-Barrier-Lowering (DIBL) and the exponential dependency of current on threshold voltage. This paper describes ...
Nanometer device scaling in subthreshold circuits
DAC '07: Proceedings of the 44th annual Design Automation Conference

Subthreshold circuit design is a strong candidate for use in future low power applications. It is not clear, however, that device scaling to 45nm and beyond will be beneficial in Subthreshold circuits. We investigate the implications of device scaling ...
Subthreshold model of asymmetric GAA junctionless FETs with scaled equivalent oxide thickness
Abstract
A comprehensive subthreshold model of asymmetric gate all around (GAA) junctionless (JL) FETs with scaled equivalent oxide thickness is developed in the work. The perimeter weighted sum approach is implemented to model the channel ...
Highlights
- This work presents subthreshold model of asymmetric gate all around (GAA) junctionless (JL) FETs with scaled equivalent oxide thickness (EOT).

Comments

Please enable JavaScript to view thecomments powered by Disqus.

Information & Contributors

Information

Published In

cover image ACM Conferences

ISLPED '04: Proceedings of the 2004 international symposium on Low power electronics and design

August 2004

414 pages

ISBN:1581139292

DOI:10.1145/1013235

General Chairs:
Rajiv Joshi
IBM
,
Kiyoung Choi
Seoul National University
,
Program Chairs:
Vivek Tiwari
Intel Corporation
,
Kaushik Roy
Purdue University

Copyright © 2004 ACM.

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

Sponsors

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 09 August 2004

Permissions

Request permissions for this article.

Request Permissions

Check for updates

Author Tags

Qualifiers

Article

Conference

ISLPED04

Sponsor:

ISLPED04: International Symposium on Low Power Electronics and Design

August 9 - 11, 2004

California, Newport Beach, USA

Acceptance Rates

Overall Acceptance Rate 398 of 1,159 submissions, 34%

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

141
Total Citations
View Citations
655
Total Downloads

Downloads (Last 12 months)12
Downloads (Last 6 weeks)1

Reflects downloads up to 14 Dec 2024

Other Metrics

View Author Metrics

Citations

Cited By

K MAwadhiya BN Y(2024)Enhancing Voltage Amplification in FE-DE Heterostructure with Multiple Dielectrics2024 IEEE International Conference on Distributed Computing, VLSI, Electrical Circuits and Robotics (DISCOVER)10.1109/DISCOVER62353.2024.10750677(164-170)Online publication date: 18-Oct-2024
https://doi.org/10.1109/DISCOVER62353.2024.10750677
Divya S(2023)Efficient logic cell design for ultralow-energy subthreshold operation in wearable biomedical systemsi-manager's Journal on Circuits and Systems10.26634/jcir.11.2.2039811:2(20)Online publication date: 2023
https://doi.org/10.26634/jcir.11.2.20398
G MDwivedi AV UChakrabarti PMargala M(2023)Optimum Supply Voltage for High Gain Amplifier in Telemetry Circuitry for Ultra-Low Power Implantable Cardiac Pacemaker2023 21st IEEE Interregional NEWCAS Conference (NEWCAS)10.1109/NEWCAS57931.2023.10198140(1-5)Online publication date: 26-Jun-2023
https://doi.org/10.1109/NEWCAS57931.2023.10198140
Morris JPrabhat PMyers JYakovlev A(2022)A Subthreshold Layout Strategy for Faster and Lower Energy Complex Digital CircuitsJournal of Low Power Electronics and Applications10.3390/jlpea1203004312:3(43)Online publication date: 2-Aug-2022
https://doi.org/10.3390/jlpea12030043
Rendón MCao CLandázuri KGarzón EPrócel LTaco R(2022)Performance Benchmarking of TFET and FinFET Digital Circuits from a Synthesis-Based PerspectiveElectronics10.3390/electronics1104063211:4(632)Online publication date: 18-Feb-2022
https://doi.org/10.3390/electronics11040632
Walunj RKharate G(2022)Design of DG FinFET based driver circuits for energy efficient sub threshold global interconnectsAnalog Integrated Circuits and Signal Processing10.1007/s10470-022-02051-w113:1(41-60)Online publication date: 31-May-2022
https://doi.org/10.1007/s10470-022-02051-w
Vangal SPaul SHsu SAgarwal AKumar SKrishnamurthy RKrishnamurthy HTschanz JDe VKim C(2021)Wide-Range Many-Core SoC Design in Scaled CMOS: Challenges and OpportunitiesIEEE Transactions on Very Large Scale Integration (VLSI) Systems10.1109/TVLSI.2021.306164929:5(843-856)Online publication date: May-2021
https://doi.org/10.1109/TVLSI.2021.3061649
Paolino CPareschi FMangia MRovatti RSetti G(2021)An architecture for ultra-low-voltage ultra-low-power compressed sensing-based acquisition systems2021 IEEE Nordic Circuits and Systems Conference (NorCAS)10.1109/NorCAS53631.2021.9599652(1-7)Online publication date: 26-Oct-2021
https://doi.org/10.1109/NorCAS53631.2021.9599652
Rendon MCao CLandazuri KProcel LTrojman LTaco R(2021)Assessment of 10 nm Tunnel- FETs and FinFETs transistors for ultra-low voltage and high-speed digital circuits2021 IEEE Fifth Ecuador Technical Chapters Meeting (ETCM)10.1109/ETCM53643.2021.9590651(1-6)Online publication date: 12-Oct-2021
https://doi.org/10.1109/ETCM53643.2021.9590651
Nabavi MSachdev M(2021)A 350 mV, 2 MHz, 16-kb SRAM with programmable wordline boosting in the 65 nm CMOS technologyAnalog Integrated Circuits and Signal Processing10.1007/s10470-021-01907-xOnline publication date: 12-Jul-2021
https://doi.org/10.1007/s10470-021-01907-x
Show More Cited By

View Options

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Full Access

Get this Publication

View options

PDF

View or Download as a PDF file.

eReader

View online with eReader.

Media

Figures

Other

Tables

View Table of Contents