article

Free access

Mapping concurrent programs to VLIW processors

Authors:

Hester Bakewell,

Donna J. Quammen,

Pearl Y. WangAuthors Info & Claims

ACM SIGPLAN Notices, Volume 26, Issue 7

Pages 21 - 27

https://doi.org/10.1145/109626.109629

Published: 01 April 1991 Publication History

PDF eReader

References

[1]

H. S. Bakewell. Compiling occam to the iWarp. 1990. MS project at George Mason University.

Google Scholar

[2]

Robert Cohn, Thomas Gross, Monica Lam, and P.S. Tseng. Archictecture and Compiler Tradeoffs for e# Long Inatruction Word Microprocessor. Third International Conference on Architectural Support for Programming Languages and Opera#ing Systems (ASPLOS III), 1-13, April, 1989.

Digital Library

Google Scholar

[3]

John R. Ellis. Bulldog: A Compiler for VI, IW Architectures. MIT Press, Cambridge, Massachusetts, 1986.

Digital Library

Google Scholar

[4]

S. Borkar et al. i Warp Macroarchitedure Specification, intel Corporation, April, 1989.

Google Scholar

[5]

Joseph A. Fisher. Trace Scheduling: A Technique for Global Microcode Compaction. IEEE Transactions on Computers, c-30(7):478-490, July, 1981.

Google Scholar

[6]

3.L. Hennessy and F. Chow. Register Allocation by Priority-Based Coloring. In Proceedings of the A CM SIGPLAN '84 Symposium on Compiler Construction, 1984.

Digital Library

Google Scholar

[7]

C.A.R. Hoare. Communicating Sequential Processes. Prentice Hall, New York, 1985.

Digital Library

Google Scholar

[8]

Monica Lam. A Systolic Array Optimizing Compiler. Ph.D. Thesis, Carnegie Mellon University, May, 1987'.

Digital Library

Google Scholar

[9]

Monica Lain. Software Pipelining: An Effective Scheduling Technique for VLIW Machine. Proceedings of the SIGPLAN '88 Conference on Programming Language Design and Implementation, 23(7'):318-323, July, 1988.

Digital Library

Google Scholar

[10]

Inmos Limited. Occam Reference Manual. Prentice Hall, New York, 1988.

Google Scholar

[11]

Inmos Limited. Transputer Databook. INMOS, Ltd, Bath, 1988.

Google Scholar

[12]

H. Mulder. Data Buffering: Run-Time versus Compiler-time Support. in Proc. of the Symposium on Architectural Support for Programming Languages and Operating Systems, pages 144-151, 1989.

Digital Library

Google Scholar

[13]

D. W. Wall. Global Register Allocation at Link Time. Proceedings of the A CM SIGPLAN '86 Symposium on Compiler Construction, 264-275, 1986.

Digital Library

Google Scholar

[14]

D. W. Wall. Register Windows vs. Register Allocation. Proceedings of the A CM SIGPLAN '88 Symposium on Compiler Construcgion, 1988.

Digital Library

Google Scholar

[15]

A. Zaafrai, H. G. Dietz, and M. T. O'Keefe. Static Scheduling for Barrier MIMD Architectures. 1990 International Conference on Parallel Processing, II:187-194, August, 1990.

Google Scholar

Cited By

View all

Haghighi SGaudiot JFranklin MJacob BBatina LMathew BAsanovic´ KSakiyama KVerbauwhede IQuammen DAnantha Ramakrishna SGrzegorczyk T(2009)Computer Architecture and DesignPhysics and Applications of Negative Refractive Index Materials10.1201/9781420068764.sec1Online publication date: 16-Nov-2009
https://doi.org/10.1201/9781420068764.sec1

Index Terms

Mapping concurrent programs to VLIW processors
1. Computing methodologies
  1. Parallel computing methodologies
    1. Parallel programming languages
2. Software and its engineering
  1. Software notations and tools
    1. Compilers
    2. General programming languages
      1. Language types
        Concurrent programming languages
        Distributed programming languages
        Parallel programming languages

Recommendations

Hybrid multithreading for VLIW processors
CASES '09: Proceedings of the 2009 international conference on Compilers, architecture, and synthesis for embedded systems

Several multithreading techniques have been proposed to reduce resource underutilization in Very Long Instruction Word (VLIW) processors. Simultaneous MultiThreading (SMT) is a popular technique that improves processor performance by issuing multiple ...
Optimum Instruction-level Parallelism (ILP) for Superscalar and VLIW Processors
Enabling compiler flow for embedded VLIW DSP processors with distributed register files
LCTES '07: Proceedings of the 2007 ACM SIGPLAN/SIGBED conference on Languages, compilers, and tools for embedded systems

High-performance and low-power VLIW DSP processors are increasingly deployed on embedded devices to process video and multimedia applications. For reducing power and cost in designs of VLIW DSP processors, distributed register files and multi-bank ...

Comments

Please enable JavaScript to view thecomments powered by Disqus.

Information & Contributors

Information

Published In

ACM SIGPLAN Notices Volume 26, Issue 7

July 1991

223 pages

ISSN:0362-1340

EISSN:1558-1160

DOI:10.1145/109626

Editor:
Richard L. Wexelblat
IDA/CSED, Alexandria, VA

Issue’s Table of Contents

PPOPP '91: Proceedings of the third ACM SIGPLAN symposium on Principles and practice of parallel programming
April 1991
223 pages
ISBN:0897913906
DOI:10.1145/109625
Chairman:
David S. Wise
Indiana Univ., Bloomington

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 01 April 1991

Published in SIGPLAN Volume 26, Issue 7

Check for updates

Qualifiers

Article

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

1
Total Citations
View Citations
308
Total Downloads

Downloads (Last 12 months)60
Downloads (Last 6 weeks)5

Reflects downloads up to 03 Jan 2025

Other Metrics

View Author Metrics

Citations

Cited By

View all

Haghighi SGaudiot JFranklin MJacob BBatina LMathew BAsanovic´ KSakiyama KVerbauwhede IQuammen DAnantha Ramakrishna SGrzegorczyk T(2009)Computer Architecture and DesignPhysics and Applications of Negative Refractive Index Materials10.1201/9781420068764.sec1Online publication date: 16-Nov-2009
https://doi.org/10.1201/9781420068764.sec1

View Options

View options

PDF

View or Download as a PDF file.

PDF

eReader

View online with eReader.

eReader

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

References

Cited By

Index Terms

Recommendations

Hybrid multithreading for VLIW processors

Optimum Instruction-level Parallelism (ILP) for Superscalar and VLIW Processors

Enabling compiler flow for embedded VLIW DSP processors with distributed register files

Comments

Information

Published In

Publisher

Publication History

Check for updates

Qualifiers

Contributors

Other Metrics

Bibliometrics

Article Metrics

Other Metrics

Citations

Cited By

View options

PDF

eReader

Login options

Full Access

Figures

Other

Share

Share this Publication link

Share on social media

Affiliations