Abstract
We have introduced a low-cost at-speed BIST architecture that enables conventional microprocessors and DSP cores to test their functional blocks and embedded SRAMs in system-on-a-chip architectures using their existing hardware and software resources. To accommodate our proposed new test methodology, minor modifications should be applied to base processor within its test phase. That is, we modify the controller to interpret some of the instructions differently only within the initial test mode. In this paper, we have proposed a fuctional self-test methodology that is deterministic in nature. In our proposed architecture, a self test program called BIST Program is stored in an embedded ROM as a vehicle for applying tests. We first start with testing processor core using our proposed architedture. Once the testing of the processor core is completed, this core is used to test the embedded SRAMs. A test algorithm which utilizes a mixture of existing memory testing techniques and covers all important memory faults is presented in this paper. The proposed memory test algorithm covers 100% of the faults under the fault model plus a data retention test. The hardware overhead in the proposed architecture is shown to be negligible. This architecture is implemented on UTS-DSP (University of Tehran and Iran Communicaton Industries (SAMA)) IC which has been designed in VLSI Circuits and Systems Laboratory.
Similar content being viewed by others
References
M. Abramovici, M.A. Breuer, and A.D. Friedman, Digital System Testing and Testable Design, New York: Computer Science Press, 1990.
K. Batcher and C. Papachristou, “Instruction Randomization Self Test for Processor Cores,” in Proc. VLSI Test Symp. (VTS'99), 1999, pp. 34-40.
M. Bushnell and V. Agrawal, Essentials of Electronic Testing, Kluwer Publishers, 2000.
L. Chen and S. Dey, “Software-Based Self-Testing Methodology for Processor Cores,” IEEE Trans. On CAD of Integrated Circuits and Systems, vol. 20, no. 3, pp. 369-380, 2001.
F. Corno, M. Sonza Reorda, G. Squillero, and M. Violante, “On the Test of Microprocessor IP Cores,” in Proc. Design Automation and Test in Europe (DATE'01), 2001, pp. 209-213.
R. Dekker, F. Beenker, and L. Thijssen, “Fault Modeling and Test Algorithm Development for SRAMs,” in Proc. Int. Test Conf., (ITC'88), 1988, pp. 343-351.
R. Dekker, F. Beenker, and L. Thijssen, “A Realisitic Fault Model and Test Algorithm for Static Random Access Memories,” IEEE Trans. on CAD of Integrated Circuits and Systems, vol. 9, no. 6, pp. 567-572, 1990.
M. Fayyazi, M. Movahedin, Z. Navabi, P. Riahi, and A. Dezfoli, “ An Efficient CPU Architecture for DSP Processor,” in Iranian Conf. On Electrical Engineering (ICEE), Computer Proceedings, 1999, pp. 63-70.
S. Heath, Microprocessor Architectures, RISC, CISC and DSP2nd Edition, 1995.
G. Hetherington, G. Sutton, K. Butler, and T. Powell, “Test generation and Design for Test for a Large Multiprocessing DSP,” in Proc. Int. Test Conf. (ITC'95), 1995, pp. 149-156.
N. Kranitis, D. Gizopoulos, A. Paschalis, and Y. Zorian, “Instruction-Based Self-Testing of Processor Cores,” in Proc. VLSI Test Symp. (VTS'02)2002, pp. 223-228.
R. Nair and S. Abraham, “Efficient Algorithm for Testing Semiconductor Random-Access Memories,” IEEE Trans. on Computers, vol. C-27, pp. 572-576, 1978.
O. Nasibi, M. Nourani, M. Fakhraie, and A. Dezfoli, “ Multi-Access Integrated Memory Management for Delay Pipelined Processors,” in International Conference on Microelectronic, 1999, pp. 214-220.
Z. Navabi, VHDL: Analysis and Modeling of Digital Systems, McGraw-Hill: New York, 1993.
K. Radecka, J. Rajski, and J. Tyszer, “Arithmetic Built-In Self-Test for DSP Cores,” IEEE Trans. on CAD, vol. 16, no. 11, pp. 1358-1369, 1997.
R. Rajsuman, “Testing a System-on-a-Chip with Embedded Microprocessor,” in Proc. Int. Test Conf., 1999, pp. 499-508.
P. Riahi, M. Movahedin, M. Fayyazi, and A. Dezfoli, “UTS-DSP IC Core,” in Iranian Conf. on Electrical Engineering (ICEE), Computer Proceedings, 1999, pp. 71-79.
N. Sakashita and H. Sawai, “Built-In Self-Test in A 24 bit Floating Point Digital Signal Processor,” in Proc. Int. Test Conf.1990, pp. 880-885.
M. Samady, M. Movahedin, M. Fakhraie, and A. Dezfoli, “Implementation of Serial Port Interconnections for Integrated Circuits,” in International Conference on Microelectronic, 1999, pp. 291-294.
J. Shen and J. Abraham, “Native Mode Functional Test Generation for Processors with Applications to Self Test and Design Validation,” in Proc. Int. Test Conf. (ITC'98), 1998, pp. 990-999.
M.H. Tehranipour, Z. Navabi, and S.M. Fakhraie, “A Low Cost BIST Architecture for Processor Cores,” in Proc. IEEE Electronic Circuits and Systems Conference (ECS'01)2001, pp. 11-14.
M.H. Tehranipour, Z. Navabi, and S.M. Fakhraie, “An Efficient BIST for Embedded SRAM Testing,” in Proc. Int. Symp. on Circuits And Systems (ISCAS'01)2001, vol. 5, pp. 73-76.
TMS320C54x DSP: CPU and Peripherals, Texas Instruments, 1996.
TMS320C54x DSP Reference Set, Volume 2: Mnemonic Instruction Set, Texas Instruments, 1996.
A.J. Van de Goor and I. Tlili, “March Test for Word-Oriented Memories,” in Proc. Design Automation and Test in Europe (DATE'98), 1998, pp. 501-508.
A.J. Van de Goor, I. Tlili, and S. Hamdioui, “Converting March Test for Bit-Oriented Memories into Tests for Word-Oriented Memories,” in IEEE Design and Test, 1998, pp. 46-51.
W. Zhao and C. Papchristou, “Testing DSP Cores Based on Self-Test Programs,” in Proc. Design, Automation and Test in Europe (DATE'98), 1998, pp. 166-172.
Y. Zorian, “System-Chip Test Strategies,” in Proc. Design Automation Conference (DAC'98), 1998, pp. 752-757.
Author information
Authors and Affiliations
Rights and permissions
About this article
Cite this article
Tehranipour, M., Fakhraie, S., Navabi, Z. et al. A Low-Cost At-Speed BIST Architecture for Embedded Processor and SRAM Cores. Journal of Electronic Testing 20, 155–168 (2004). https://doi.org/10.1023/B:JETT.0000023679.08518.bf
Issue Date:
DOI: https://doi.org/10.1023/B:JETT.0000023679.08518.bf