[go: up one dir, main page]
More Web Proxy on the site http://driver.im/ Skip to main content
Springer Nature Link
Log in

S2MSim: Cycle-Accurate and High-Performance Simulator Based on Multi-Threading for Space Multi-Core Processor

  • Original Paper
  • Published:
International Journal of Aeronautical and Space Sciences Aims and scope Submit manuscript

Abstract

A processor simulator is an essential tool for developing, testing, and verifying flight software in the space domain; this tool should be capable of correctly simulating a space-grade processor with high performance and cycle-accuracy. Existing space simulators typically use single-thread-based interpretation methods to satisfy these requirements. Since these methods involve sequential core execution by a single thread, which degrades the overall performance and cycle-accuracy, they are unsuitable for multi-core processor simulations. In this study, we propose a cycle-accurate and high-performance multi-core processor simulator based on multi-threading called the Scalable Processor Architecture multi-core multi-threading simulator (S2MSim) which accurately models the working of the GR740 quad-core processor through three schemes. First, we assigned each GR740 core to a host thread to improve the performance and dynamically allocated a simulator manager to these specific host threads to minimize the overhead induced by thread communications. Second, we analyzed the inter-core interference effects and reflected the results required for each core to achieve a high cycle-accuracy. Finally, we used a fine-grained lock to provide the simulated cores with simultaneous access to shared resources and spin-lock to thread synchronization. The experimental results showed that on an average, the S2MSim could run 3.09 and 4.18 times faster than TSIM3-LEON4 and laysim-gr740, respectively. We achieved a high cycle-accuracy within a ± 3% error margin compared to that shown by the GR740 development board from Cobham Gaisler AB.

This is a preview of subscription content, log in via an institution to check access.

Access this article

Log in via an institution

Subscribe and save

Springer+ Basic
£29.99 /Month
  • Get 10 units per month
  • Download Article/Chapter or eBook
  • 1 Unit = 1 Article or 1 Chapter
  • Cancel anytime
Subscribe now

Buy Now

Price includes VAT (United Kingdom)

Instant access to the full article PDF.

Institutional subscriptions

Fig. 1
Fig. 2
Fig. 3
Fig. 4
Fig. 5
Fig. 6
Fig. 7
Fig. 8
Fig. 9

Similar content being viewed by others

References

  1. Sebastiao N, Reggestad V, Spada M, Williams A, Pecchioli M, Lindman N, Fritzen P (2008) A reference architecture for spacecraft simulators. In: SpaceOps 2008 Conference. https://doi.org/10.2514/6.2008-3507

  2. Walsh A, Wijnands Q, Lindman N, Ellsiepen P, Segneri D, Eisenmann H, Steinle T (2010) The spacecraft simulator reference architecture. In: Proceedings of the 11th International Workshop on Simulation & EGSE facilities for Space Programmes, ESTEC

  3. Cordero F, Mendes J, Kuppusamy B, Dathe T, Irvine M, Williams A (2011) A cost-effective software development and validation environment and approach for LEON based satellite & payload subsystems In: Proceedings of 5th International Conference on Recent Advances in Space Technologies—RAST2011. https://doi.org/10.1109/rast.2011.5966889

  4. Reggestad V, Guerrucci D, Emanuelli PP, Verrier D (2004) Simulator development: the flexible approach applied to operational spacecraft simulators. In: SpaceOps, May

  5. Andersson J, Hjorth M, Johansson F, Habinc S (2017) LEON processor devices for space missions: First 20 years of LEON in space. In: vol 2017 6th International Conference on Space Mission Challenges for Information Technology (SMC-IT), pp 136–141. https://doi.org/10.1109/SMC-IT.2017.31

  6. Cobham Gaisler AB (2022) TSIM3 LEON4 simulator. https://www.gaisler.com/index.php/products/simulators/tsim3/tsim3-leon4/. Accessed 23 Nov 2022

  7. Mattias H (2015) The Terma emulator evolution. In: Simulation & EGSE facilities for space programmes

  8. Mattias H (2016) High performance microprocessor emulation for software validation facilities and operational simulator. In: 14th International Conference on Space Operations

  9. Mattias H (2019) High performance advanced instruction set simulation. In: Simulation & EGSE facilities for space programmes

  10. Choi JW, Nam BG (2012) Development of high performance space processor emulator based on Qemu—Open source dynamic translator. In: 12th International Conference on Control, Automation and Systems. IEEE Publications, pp 300–304

  11. Choi JW, Nam BG (2015) A fast, cycle-accurate space processor emulator based on a dynamic binary translator. Trans Japan Soc Aeronaut Space Sci 58:170–179. https://doi.org/10.2322/tjsass.58.170

    Article  Google Scholar 

  12. Habinc S, Glembo K, Gaisler J (2010) GR712RC- the dual-core. Leon: 3FT system-on-chip avionics solution, In: DASIA (2010) Data system in aerospace

  13. Hijorth M, Aberg M, Wessman N-J, Andersson J, Chevallier R, Forsyth R, Weigand R, Fossati L (2015) GR740: rad-hard quad-core. Leon: 4FT System-on-Chip, In: DASIA (2015) Data systems in aerospace

  14. RTEMS project and contributors (2022) Symmetric multiprocessing (SMP). https://docs.rtems.org/. Accessed 23 Nov 2022, p 853–868. In: RTEMS Classic API Guide

  15. Bailey DH, Schreiber RS, Simon HD, Venkatakrishnan V, Weeratunga SK, Barszcz E, Barton JT, Browning DS, Carter RL, Dagum L, Fatoohi RA, Frederickson PO, Lasinski TA (1991) The NAS parallel benchmarks—summary and preliminary results. In: Proceedings of the 1991 ACM IEEE conference on supercomputing (supercomputing ’91), pP 158–165. https://doi.org/10.1145/125826.125925

  16. Müller MS, Baron J, Brantley WC, Feng H, Hackenberg D, Henschel R, Jost G, Molka D, Parrott C, Robichaux J, Shelepugin P, Waveren M, Whitney B, Kumaran K (2012) SPEC OMP2012—an application benchmark suite for parallel systems using OpenMP. In: International Workshop on OpenMP, Springer, pp 223–236. https://doi.org/10.1007/978-3-642-30961-8_17

  17. Mukherjee SS, Reinhardt SK, Falsafi B, Litzkow M, Hill MD, Wood DA, Huss-Lederman S, Larus JR (2000) Wisconsin wind tunnel II: a fast, portable parallel architecture simulator. IEEE Concurr 8:12–20. https://doi.org/10.1109/4434.895100

    Article  Google Scholar 

  18. Chen J, Annavaram M, Dubois M (2009) SlackSim: a platform for parallel simulations of CMPs on CMPs. ACM SIGARCH Comput Archit News 37:20–29. https://doi.org/10.1145/1577129.1577134

    Article  Google Scholar 

  19. Thompson C, Gould M, Topham N (2018) High speed cycle-approximate simulation of embedded cache-incoherent and coherent chip-multiprocessors. Int J Parallel Program 46:1247–1282. https://doi.org/10.1007/s10766-018-0566-x

    Article  Google Scholar 

  20. Wu M-H, Wang P, Fu C, Tsay R (2011) A high-parallelism distributed scheduling mechanism for multi-core instruction-set simulation. In: Proceedings of the 48th design automation conference. Association for Computing Machinery, New York, pp 339–344. https://doi.org/10.1145/2024724.2024807

  21. Wu M-H, Fu C, Wang P, Tsay R (2009) An effective synchronization approach for fast and accurate multi-core instruction-set simulation. In: Proceedings of the seventh ACM international conference on embedded software. Association for Computing Machinery, New York, pp 197–204. https://doi.org/10.1145/1629335.1629362

  22. Nethercote N, Seward J (2007) How to shadow every byte of memory used by a program. In: Proceedings of the 3rd international conference on virtual execution environments. Association for Computing Machinery, New York, pp 65–74. https://doi.org/10.1145/1254810.1254820

  23. Pasetto D, Meneghin M, Franke H, Petrini F, Xenidis J (2012) Performance evaluation of interthread communicationmechanisms on multi-core/multithreaded architectures. In: Proceedings of the 21st international symposium on high-performance parallel and distributed computing (HPDC). Association for Computing Machinery, New York, pp 131–132. https://doi.org/10.1145/2287076.2287098

  24. Cobham Gaisler AB (2019) GR-CPCI-GR740 quad-core LEON4FT development board user’s manual. https://www.gaisler.com/index.php/products/boards/gr-cpci-gr740/. Accessed 23 Nov 2022

  25. Bekker DL, Tran MQP (2019) Performance analysis of standalone and in-fpga LEON3 processors for use in deep space missions. In: (2019) IEEE Aerosp Conference, pp 1–17. https://doi.org/10.1109/AERO.2019.8742194

  26. Alameldeen AR, Wood DA (2006) IPC considered harmful for multiprocessor workloads. IEEE Micro 26:8–17. https://doi.org/10.1109/MM.2006.73

    Article  Google Scholar 

Download references

Author information

Authors and Affiliations

  1. Satellite Technology Research and Development Division, Korea Aerospace Research Institute, 169-84 Gwahak-ro, Yuseong-gu, Daejeon, 34133, South Korea

    Jae-Yeop Jeong

  2. Department of Computer Science and Engineering, Chungnam National University, 99 Daehak-ro, Yuseong-gu, Daejeon, 34134, South Korea

    Cheol-Hoon Lee

Authors
  1. Jae-Yeop Jeong
    View author publications

    You can also search for this author in PubMed Google Scholar

  2. Cheol-Hoon Lee
    View author publications

    You can also search for this author in PubMed Google Scholar

Corresponding author

Correspondence to Cheol-Hoon Lee.

Ethics declarations

Conflict of Interest

The authors have no relevant financial or non-financial interests to disclose.

Additional information

Publisher's Note

Springer Nature remains neutral with regard to jurisdictional claims in published maps and institutional affiliations.

Rights and permissions

Springer Nature or its licensor (e.g. a society or other partner) holds exclusive rights to this article under a publishing agreement with the author(s) or other rightsholder(s); author self-archiving of the accepted manuscript version of this article is solely governed by the terms of such publishing agreement and applicable law.

Reprints and permissions

About this article

Check for updates. Verify currency and authenticity via CrossMark

Cite this article

Jeong, JY., Lee, CH. S2MSim: Cycle-Accurate and High-Performance Simulator Based on Multi-Threading for Space Multi-Core Processor. Int. J. Aeronaut. Space Sci. 24, 1465–1478 (2023). https://doi.org/10.1007/s42405-023-00627-y

Download citation

  • Received:

  • Revised:

  • Accepted:

  • Published:

  • Issue Date:

  • DOI: https://doi.org/10.1007/s42405-023-00627-y

Keywords

Search

Navigation