[go: up one dir, main page]
More Web Proxy on the site http://driver.im/ Skip to main content

Advertisement

Springer Nature Link
Log in

Pinned OS/Services: A Case Study of XML Parsing on Intel SCC

  • Regular Paper
  • Published:
Journal of Computer Science and Technology Aims and scope Submit manuscript

Abstract

Nowadays, we are heading towards integrating hundreds to thousands of cores on a single chip. However, traditional system software and middleware are not well suited to manage and provide services at such large scale. To improve the scalability and adaptability of operating system and middleware services on future many-core platform, we propose the pinned OS/services. By porting each OS and runtime system (middleware) service to a separate core (special hardware acceleration), we expect to achieve maximal performance gain and energy efficiency in many-core environments. As a case study, we target on XML (Extensible Markup Language), the commonly used data transfer/store standard in the world. We have successfully implemented and evaluated the design of porting XML parsing service onto Intel 48-core Single-Chip Cloud Computer (SCC) platform. The results show that it can provide considerable energy saving. However, we also identified heavy performance penalties introduced from memory side, making the parsing service bloated. Hence, as a further step, we propose the memory-side hardware accelerator for XML parsing. With specified hardware design, we can further enhance the performance gain and energy efficiency, where the performance can be improved by 20 % with 12.27 % energy reduction.

This is a preview of subscription content, log in via an institution to check access.

Access this article

Log in via an institution

Subscribe and save

Springer+ Basic
£29.99 /Month
  • Get 10 units per month
  • Download Article/Chapter or eBook
  • 1 Unit = 1 Article or 1 Chapter
  • Cancel anytime
Subscribe now

Buy Now

Price includes VAT (United Kingdom)

Instant access to the full article PDF.

Institutional subscriptions

Similar content being viewed by others

Explore related subjects

Discover the latest articles, news and stories from top researchers in related subjects.

References

  1. Moore G E. Cramming more components onto integrated circuits. Electronics, 1965, 38(8): 114-117.

    Google Scholar 

  2. Gries M, Hoffmann U, Konow M, Riepen M. SCC: A flexible architecture for many-core platform research. Computing in Science & Engineering, 2011, 13(6): 79-83

    Article  Google Scholar 

  3. Liu L, Li X, Chen M, Ju R D C. A throughput-driven task creation and mapping for network processors. In Proc. the 2nd Int. Conf. High Performance Embedded Architectures and Compilers, January 2007, pp.227-241.

  4. Kahle J A, Day M N, Hofstee H P, Johns C R, Maeurer T R, Shippy D. Introduction to the cell multiprocessor. IBM Journal of Research and Development, 2005, 49(4/5): 589-604.

    Article  Google Scholar 

  5. Chiu K, Govindaraju M, Bramley R. Investigating the limits of SOAP performance for scientific computing. In Proc. the 11th Int. Symp. High Performance Distributed Computing, July 2002, pp.246-254.

  6. Head M R, Govindaraju M, van Engelen R, Zhang W. Benchmarking XML processors for applications in grid web services. In Proc. Conf. Supercomputing, November 2006, Article No.121.

  7. Apparao P, Bhat M. A detailed look at the characteristics of XML parsing. In Proc. the 1st Workshop on Building Block Engine Architectures for Computers and Networks, October 2004.

  8. Nicola M, John J. XML parsing: A threat to database performance. In Proc. the 12th Int. Conf. Information and Knowledge Management, November 2003, pp.175-178.

  9. Apparao P, Iyer R, Morin R et al. Architectural characterization of an XML-centric commercial server workload. In Proc. the 33rd Int. Conf. Parallel Processing, August 2004, pp.292-300.

  10. Howard J, Dighe S, Hoskote Y et al. A 48-core IA-32 messagepassing processor with DVFS in 45 nm CMOS. In Proc. IEEE Int. Solid-State Circuits Conference Digest of Technical Papers, February 2010, pp.108-109.

  11. Mattson T G, Riepen M, Lehnig T et al. The 48-core SCC processor: The programmer’s view. In Proc. Int. Conf. High Performance Computing, Networking, Storage and Analysis, November 2010, pp.1-11.

  12. Intel labs. SCC platform overview. http://communities.intel.com/docs/Doc-5512.

  13. Jim H. Single-chip cloud computer. In Proc. Intel Labs Single-Chip Cloud Computer Symposium, February 2010.

  14. Wentzlaff D, Agarwal A. The case for a factored operating system (FOS). Technical Report, MIT-CSAIL-TR-2008-060, MIT CSAIL, October 2008.

  15. Boyd-Wickizer S, Chen H, Chen R et al. Corey: An operating system for many cores. In Proc. the 8th USENIX Symp. Operating Systems Design and Implementation, December 2008, pp.43-57.

  16. Goulding N, Sampson J, Venkatesh G et al. GreenDroid: A mobile application processor for a future of dark future. In Proc. the 22nd Hot Chips, Aug. 2010.

  17. Adhianto L, Banerjee S, Fagan M et al. HPCToolkit: Tools for performance analysis of optimized parallel programs. Concurrency and Computation: Practice and Experience, 2010, 22(6): 685-701.

    Google Scholar 

  18. Shivakumar P, Jouppi N P. CACTI3.0: An integrated cache timing, power, and area model. Technical Report, Compaq Western Research Laboratory, Feb. 2001.

  19. Tang J, Liu S S, Gu Z M, Liu C, Gaudiot J. Memoryside acceleration for XML parsing. In Proc. the 8th IFIP Jie Tang et al.: Pinned OS/Services: A Case Study of XML Parsing on Intel SCC 13 Int. Conf. Network and Parallel Computing, October 2011, pp.277-292.

  20. Jaleel A, Cohn R S, Luk C K, Jacob B. CMP_im: A pin-based on-the-fly multi-core cache simulator. In Proc. the 4th Annual Workshop on Modeling, Benchmarking and Simulation, June 2008.

  21. Tang J, Liu S S, Gu Z M et al. Hardware-assisted middleware: Acceleration of garbage collection operations. In Proc. the 21st Int. Conf. Application-Specific Systems, Architectures and Processors, July 2010, pp.281-284.

  22. Tang J, Liu S S, Gu Z M et al. Achieving middleware execution efficiency: Hardware-assisted garbage collection operations. Journal of Supercomputing, 2012, 59(3): 1101-1119.

    Article  Google Scholar 

Download references

Author information

Authors and Affiliations

  1. School of Computer, Beijing Institute of Technology, Beijing, 100081, China

    Jie Tang & Zhi-Min Gu

  2. Department of Electrical and Computer Engineering, Florida International University, Miami, Florida, 33199, U.S.A.

    Pollawat Thanarungroj (Student Member, IEEE) & Chen Liu

  3. Microsoft, Redmond, Washington, 98223, U.S.A.

    Shao-Shan Liu

  4. Department of Electrical Engineering and Computer Science, University of California, Irvine, California, 92617, U.S.A.

    Jean-Luc Gaudiot (Fellow, IEEE, Member, ACM)

Authors
  1. Jie Tang
    View author publications

    You can also search for this author in PubMed Google Scholar

  2. Pollawat Thanarungroj
    View author publications

    You can also search for this author in PubMed Google Scholar

  3. Chen Liu
    View author publications

    You can also search for this author in PubMed Google Scholar

  4. Shao-Shan Liu
    View author publications

    You can also search for this author in PubMed Google Scholar

  5. Zhi-Min Gu
    View author publications

    You can also search for this author in PubMed Google Scholar

  6. Jean-Luc Gaudiot
    View author publications

    You can also search for this author in PubMed Google Scholar

Corresponding author

Correspondence to Jie Tang.

Additional information

This work is supported by the National Science Foundation of USA under Grant Nos. CCF-1065147, ECCS-1125762, the Scholarship Council of China, as well as the Beijing Institute of Technology Yu-Miao Ph.D. Scholarship of China. Any opinions, findings, and conclusions as well as recommendations expressed in this material are those of the authors and do not necessarily reflect the views neither of the National Science Foundation of USA nor of the Scholarship Council of China.

Electronic supplementary material

Below is the link to the electronic supplementary material.

(DOC 29 KB)

Rights and permissions

Reprints and permissions

About this article

Cite this article

Tang, J., Thanarungroj, P., Liu, C. et al. Pinned OS/Services: A Case Study of XML Parsing on Intel SCC. J. Comput. Sci. Technol. 28, 3–13 (2013). https://doi.org/10.1007/s11390-013-1308-6

Download citation

  • Published:

  • Issue Date:

  • DOI: https://doi.org/10.1007/s11390-013-1308-6

Keywords

Search

Navigation