[go: up one dir, main page]
More Web Proxy on the site http://driver.im/ Skip to main content
Springer Nature Link
Log in

Multi-rate Polyphase DSP and LMS Calibration Schemes for Oversampled ADCs

  • Published:
Journal of Signal Processing Systems Aims and scope Submit manuscript

Abstract

A scaling-friendly approach for the low-power calibration of oversampled analog-to-digital (A/D) systems is presented. A 22-dB amplifier relaxes the design constraints of the analog front-end (AFE). The integrator non-idealities in the AFE of the sigma-delta (ΣΔ) ADC are calibrated using a multi-rate polyphase least-mean squares (LMS) algorithm. The proposed half- (f s/2) and quarter-rate (f s/4) LMS calibration schemes reduce computational complexity and achieve more than 2.5× savings in digital power consumption for low-OSR (over-sampling ratio) ΔΣ ADCs, which require higher adaptive filter orders and sampling frequencies. The proposed scheme can have further applications in serial-link I/O and sub-band echo cancellation architectures.

This is a preview of subscription content, log in via an institution to check access.

Access this article

Log in via an institution

Subscribe and save

Springer+ Basic
£29.99 /Month
  • Get 10 units per month
  • Download Article/Chapter or eBook
  • 1 Unit = 1 Article or 1 Chapter
  • Cancel anytime
Subscribe now

Buy Now

Price includes VAT (United Kingdom)

Instant access to the full article PDF.

Institutional subscriptions

Figure 1
Figure 2
Figure 3
Figure 4
Figure 5
Figure 6
Figure 7
Figure 8

Similar content being viewed by others

References

  1. Peach, C. T., Moon, U.-K., & Allstot, D. J. (2010). An 11.1 mW 42 MS/s 10b ADC with two-step settling in 0.18 μm CMOS. IEEE Journal of Solid-State Circuits, 45, 391–400.

    Article  Google Scholar 

  2. Rutten, R., Breems, L. J., & Wetzker, G. (2006). Digital calibration of a continuous-time cascaded ΣΔ modulator based on variance derivative estimation. IEEE Processing European Solid-State Circuits Conference, pp. 199–202.

  3. Shu, Y.-S., Kamiishi, J., Tomioka, K., Hamashita, K., & Song, B.-S. (2010). LMS-Based noise leakage calibration of cascaded continuous-time modulators. IEEE Journal of Solid-State Circuits, 45, 368–379.

    Article  Google Scholar 

  4. Bosi, A., Panigada, A., Cesura, G., & Castello, R. (2005). An 80 MHz 4X oversampled cascaded ΣΔ-pipeline ADC with 75 dB DR and 87 dB SFDR. IEEE International Solid- State Circuits Conference, pp. 174–175.

  5. Murmann, B. (2006). Digitally assisted analog circuits. IEEE Micro, 26, 38–47.

    Article  Google Scholar 

  6. Cauwenberghs, G., & Temes, G. C. (2000). Adaptive digital correction of analog errors in MASH ADCs-I. Off-line and blind on-line calibration. IEEE Transactions Circuits and Systems-II: Analog and Digital Signal Processing, 47, 621–628.

    Article  Google Scholar 

  7. Kiss, P., Silva, J., Wiesbauer, A., Sun, T., Moon, U.-K., Stonick, J. T., et al. (2000). Adaptive digital correction of analog errors in MASH ADCs. II. Correction using test-signal injection. IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing, 47, 629–638.

    Article  Google Scholar 

  8. Gupta, S., Tang, Y., Cheng, K.-W., Paramesh, J., & Allstot, D. J. (2011). Multi-rate polyphase DSP and LMS calibration schemes for oversampled data conversion systems. IEEE Acoustics, Speech and Signal Processing Conference, pp.1585–1588.

  9. Schreier, R., & Temes, G. C. (2004). Understanding delta sigma data converters. IEEE Wiley Press.

  10. Tang, Y., Gupta, S., Paramesh, J., & Allstot, D. (2007). A digital-summing feedforward ΣΔ modulator and its application to a cascade ADC. IEEE International Symposium on Circuits and Systems, May pp. 485–488.

  11. Diniz, P. R. (2002). Adaptive filtering: Algorithms and practical implementation (2nd ed.). Boston, MA: Kluwer Academic. Ch. 3.

    MATH  Google Scholar 

  12. Staszewski, R. B. (2000). A 550-MSample/s 8-Tap FIR digital filter for magnetic recording read channels. IEEE Journal of Solid-State Circuits, 35, 1205–1210.

    Article  Google Scholar 

  13. Ahmed, N. Y., Ashour, M. A., & Nassar, A. M. (2009). Power efficient polyphase comb decimation filters for ΣΔ modulators in multi-rate digital receivers. European Conference on Circuit Theory and Design, pp. 719–722.

  14. Oppenheim, A. V., & Schafer, R. W. (1989). Discrete-time signal processing. Englewood Cliffs, N.J.: Prentice Hall.

    MATH  Google Scholar 

  15. Mathe, L. K.-A. (2001). Noise cancellation circuit in a quadrature downconverter. U.S. Patent #6243430, June 5, 2001.

Download references

Author information

Authors and Affiliations

  1. Department of Electrical Engineering, Univ. of Washington, Seattle, WA, 98195, USA

    Subhanshu Gupta & David J. Allstot

  2. RFIC Engineering, Maxlinear Inc., 16275 Laguna Canyon Rd, Suite 160, Irvine, CA, 92612, USA

    Subhanshu Gupta

  3. Qualcomm Inc., San Diego, CA, 92121, USA

    Yi Tang

  4. Department of Electrical and Computer Engineering, Carnegie Mellon Univ., Pittsburgh, PA, 15213, USA

    Jeyanandh Paramesh

Authors
  1. Subhanshu Gupta
    View author publications

    You can also search for this author in PubMed Google Scholar

  2. Yi Tang
    View author publications

    You can also search for this author in PubMed Google Scholar

  3. Jeyanandh Paramesh
    View author publications

    You can also search for this author in PubMed Google Scholar

  4. David J. Allstot
    View author publications

    You can also search for this author in PubMed Google Scholar

Corresponding author

Correspondence to Subhanshu Gupta.

Rights and permissions

Reprints and permissions

About this article

Cite this article

Gupta, S., Tang, Y., Paramesh, J. et al. Multi-rate Polyphase DSP and LMS Calibration Schemes for Oversampled ADCs. J Sign Process Syst 69, 329–338 (2012). https://doi.org/10.1007/s11265-012-0677-3

Download citation

  • Received:

  • Revised:

  • Accepted:

  • Published:

  • Issue Date:

  • DOI: https://doi.org/10.1007/s11265-012-0677-3

Keywords

Search

Navigation