[go: up one dir, main page]
More Web Proxy on the site http://driver.im/ Skip to main content

Advertisement

Springer Nature Link
Log in

Parallel Architecture Core (PAC)—the First Multicore Application Processor SoC in Taiwan Part II: Application Programming

  • Published:
Journal of Signal Processing Systems Aims and scope Submit manuscript

Abstract

Two representative multimedia applications—AAC and H.264/AVC decoders on the parallel architecture core (PAC) SoC are introduced in the second part of the two introductory papers. The applications have been programmed on the PACDSP core and the PAC SoC to demonstrate the high-performance, low-power DSP computations and the effectiveness of the dynamic voltage and frequency scaling (DVFS) capability on the heterogeneous multicore SoC. First, techniques to exploit data- and instruction-level parallelisms existing in the application kernels are described for performance optimizations on the clustered VLIW architecture of PACDSP with the distributed register organization. Next, two variation techniques of asymmetric programming model are introduced by examples of decoders. Then, the energy efficiency of the programmable multimedia SoC is demonstrated using an innovative power-aware H.264/AVC decoder. Finally, a DVFS-aware framework for soft real-time video playback is provided by extending the power-aware decoding scheme. The work provides practical references of realizing multimedia applications on PAC SoC suitable for rich-function and resource constraint portable devices.

This is a preview of subscription content, log in via an institution to check access.

Access this article

Log in via an institution

Subscribe and save

Springer+ Basic
£29.99 /Month
  • Get 10 units per month
  • Download Article/Chapter or eBook
  • 1 Unit = 1 Article or 1 Chapter
  • Cancel anytime
Subscribe now

Buy Now

Price includes VAT (United Kingdom)

Instant access to the full article PDF.

Institutional subscriptions

Fig. 1
Fig. 2
Fig. 3
Fig. 4
Fig. 5
Fig. 6
Fig. 7
Fig. 8
Fig. 9
Fig. 10
Fig. 11
Fig. 12
Fig. 13
Fig. 14
Fig. 15
Fig. 16
Fig. 17

Similar content being viewed by others

References

  1. Shahbahrami, A., Juurlink, B. H. H., Vassiliadis, S. (2004). A Comparison between processor architectures for multimedia applications. Proceedings of the 15th Annual Workshop on Circuits, Systems and Signal Processing, ProRisc, Veldhoven, The Netherlands, November 2004, pp. 138–152.

  2. Dasu, A., & Panchanathan, S. (2002). A survey of media processing approaches. IEEE Transactions on Circuits and Systems for Video Technology, 12(8), 633–645.

    Article  Google Scholar 

  3. Mahajan, R., Nair, R., Wakharkar, V., Swan, J., Tang, J., & Vandentop, G. (2002). Emerging directions for packaging technologies. Intel Technology Journal, 6(2), 61–76.

    Google Scholar 

  4. Song, J., Shepherd, T., Minh, C., Huq, A., Syed, L., Roy, S., et al. (2003). A low power open multimedia application platform for 3G wireless. Proceedings of IEEE International SoC Conference, 17–20 Sept. 2003, pp. 377–380.

  5. Knight, W. (2005). Two heads are better than one [dual-core processors]. IEE Review, 51(9), 32–35.

    Article  Google Scholar 

  6. Teng, Z., Liu, P., & Lai, L. (2005). Physical design of dual-core system-on-chip. Proceedings of IEEE International Workshop on VLSI Design and Video Technology, May 2005, pp. 36–39.

  7. Texas Instruments Inc., “SmartReflex™ power and performance management technologies—reduced power consumption, optimized performance,” White paper at http://focus.ti.com/pdfs/wtbu/smartreflex_whitepaper.pdf (accessed Sept. 2005).

  8. http://www.itri.org.tw/

  9. Chang, C.-W., Lin, T.-J., Wu, C.-J., Lee, J.-K., Chu, Y.-H., & Wu, A.-Y. Parallel Architecture Core (PAC)—the first MulticoreApplication processor SoC in Taiwan part I: Hardware architecture & software development tools. Journal of Signal Processing Systems. doi:10.1007/s11265-010-0470-0

  10. Advanced Video Coding for Generic Audiovisual Services, ITU-T Recommendation H.264, Mar. 2005.

  11. Wiegand, T., Sullivan, G. J., Bjntegaard, G., & Luthra, A. (2003). Overview of the H.264/AVC video coding standard, IEEE Transactions on Circuits and Systems for Video Technology, 12(7), 560–576.

    Article  Google Scholar 

  12. Sullivan, G. J., Topiwala, P., & Luthra, A. (2004). The H.264/AVC Advanced Video Coding standard: overview and introduction to the fidelity range extensions. SPIE Conference on Applications of Digital Image Processing, 5558(part 1), 454–474.

    Google Scholar 

  13. Horowitz, M., Joch, A., Kossentini, F., & Hallapuro, A. (2003). H.264/AVC baseline profile decoder complexity analysis. IEEE Transactions on Circuits and Systems for Video Technology, 13(7), 704–716.

    Article  Google Scholar 

  14. Ostermann, J., Bormans, J., List, P., Marpe, D., Narroschke, M., Pereira, F., et al. (2004). Video Coding with H.264/AVC: tools, performance, and complexity. IEEE Circuit and Systems Magazine, Q1, 7–28.

    Article  Google Scholar 

  15. Kalva, H., & Furht, B. (2005). Complexity estimation of the H.264 coded video bitstreams. The Computer Journal, 48, 504–513.

    Article  Google Scholar 

  16. Nurvitadhi, E., Lee, B., Yu, C., & Kim, M. (2003). A comparative study of dynamic voltage scaling techniques for low-power video decoding. International Conference on Embedded Systems and Applications, June 2003, pp. 23–26.

  17. Choi, K., Soma, R., & Pedram, M. (2004). Off-chip latency-driven dynamic voltage and frequency scaling for an MPEG decoding. Proceedings of the 41st Annual Conference on Design Automation, June 2004, pp. 7–11.

  18. Lee, S. (2005). Low-power video decoding on variable voltage processor for mobile multimedia applications. ETRI Journal, 27(5), 504–510.

    Article  Google Scholar 

  19. Z. V. Mesarovic, Rao, R., Dokic, M. V., & Deo, S. (2001). Selecting an optimal Huffman decoder for AAC AES Convention Paper 5436, Sep. 2001.

  20. Tsai, T.-H., & Yen, C.-C. (2002). A high quality re-quantization/quantization method for MP3 and MPEG-4 AAC audio coding. IEEE International Symposium on Circuits and Systems, 3, 851–854.

    Google Scholar 

  21. Duhamel, P., Mahieux, Y., & Petit, J. P. (1991). A fast algorithm for the implementation of filter banks based on `time domain aliasing cancellation’. International Conference on Acoustics, Speech, and Signal Processing, 3, 2209–2212.

    Google Scholar 

  22. Tseng, S. -Y., & Hsieh, T. -W. (2006). A pattern-search method for H.264/AVC CAVLC decoding. IEEE International Conference on Multimedia and Expo, July 2006, pp. 1073–1076.

  23. Hashemian, R. (1994). Design and hardware implementation of a memory efficient huffman decoding. IEEE Transactions on Consumer Electronics, 40(3), 345–352.

    Article  Google Scholar 

  24. Pouwelse, J., Langendoen K., Lagendijk, R., & Sips, H. (2001). Power aware video decoding. Proc. Picture Coding Symposium, pp. 303–306.

  25. Choi, K., Dantu, K., Cheng, W., & Pedram, M. (2002). Frame-based dynamic voltage and frequency scaling for a MPEG decoder. Proc. Intl Conf. Computer-Aided Design, pp. 732–737.

  26. Bavier, A. C., Montz, A. B., & Peterson, L. L. (1998). Predicting MPEG execution times. Proceedings of ACM SIGMETRICS ‘98, pp. 131–140.

  27. BDTI solution benchmark results for H.264 decoders on the TI TMS320DM6446 DaVinci SoC at http://www.bdti.com/bdtimark/sc_dm6446.htm.

  28. BDTI solution benchmark results for H.264 decoders on the ARC AV 401V Video Subsystem at http://www.bdti.com/bdtimark/sc_arc.htm

  29. ARM, “ARM MPEG-4 AAC LC decoder technical specification,” June. 2003.

  30. Audio encoder and decoder for DSP, http://www.kanecomputing.co.uk/pdfs/mpeg4_aac_ds.pdf.

  31. Chung, E.-Y., Benini, L., Bogliolo, A., Lu, Y.-H., & De Micheli, G. (2002). Dynamic power management for nonstationary service requests. IEEE Transactions on Computers, 51(11), 1345–1361.

    Article  Google Scholar 

Download references

Author information

Authors and Affiliations

  1. Department of Computer Science, National Tsing Hua University, Hsinchu, Taiwan

    Jia-Ming Chen & Wei-Kuan Shih

  2. ICL, Industrial Technology Research Institute, Hsinchu, Taiwan

    Chun-Nan Liu, Jen-Kuei Yang & Shau-Yin Tseng

  3. Department of Electrical Engineering and the Graduate Institute of Electronics Engineering, National Taiwan University, Taipei, Taiwan

    An-Yeu Wu

Authors
  1. Jia-Ming Chen
    View author publications

    You can also search for this author in PubMed Google Scholar

  2. Chun-Nan Liu
    View author publications

    You can also search for this author in PubMed Google Scholar

  3. Jen-Kuei Yang
    View author publications

    You can also search for this author in PubMed Google Scholar

  4. Shau-Yin Tseng
    View author publications

    You can also search for this author in PubMed Google Scholar

  5. Wei-Kuan Shih
    View author publications

    You can also search for this author in PubMed Google Scholar

  6. An-Yeu Wu
    View author publications

    You can also search for this author in PubMed Google Scholar

Corresponding author

Correspondence to Jia-Ming Chen.

Rights and permissions

Reprints and permissions

About this article

Cite this article

Chen, JM., Liu, CN., Yang, JK. et al. Parallel Architecture Core (PAC)—the First Multicore Application Processor SoC in Taiwan Part II: Application Programming. J Sign Process Syst 62, 383–402 (2011). https://doi.org/10.1007/s11265-010-0471-z

Download citation

  • Received:

  • Revised:

  • Accepted:

  • Published:

  • Issue Date:

  • DOI: https://doi.org/10.1007/s11265-010-0471-z

Keywords

Search

Navigation