Abstract
The design of today’s System-on-Chip (SoC) architectures faces many challenges in respect to the involved complexity and heterogeneity. An early and systematic exploration of alternatives is mandatory to find a solution that meets all design requirements. Therefore, the experience of system architects has to be supplemented with efficient performance evaluation methods and tools that help in the broad exploration of the solution space. This article describes TAPES (Trace-based Architecture Performance Evaluation with SystemC), an approach that supports system designers in the performance evaluation of SoC architectures. The concept captures the functionality of the architecture in the form of traces for each resource. The trace primitives making up a trace are translated at simulation run-time into transactions and superposed on the system architecture. The method uses SystemC as modeling language, requires low modeling effort and yet provides accurate results within reasonable turnaround times. A concluding application example for the exploration of a network processor architecture demonstrates the effectiveness of the TAPES approach.
Article PDF
Similar content being viewed by others
Avoid common mistakes on your manuscript.
References
Balarin, F. et al. Hardware-Software Co-Design of Embedded Systems: The Polis Approach. Kluwer Academic Publishers, 1997.
Balarin, F. et al. Metropolis, An Integrated Electronic System Design Environment. IEEE Computer, April 2003.
Buck, J. et al. Ptolemy: A Framework for Simulating and Prototyping Heterogeneous Systems. Int’l J. Computer Simulation, Apr. 1994.
Cai, L. and D. Gajski. Transaction Level Modeling: An Overview, CODES+ISSS, 2003.
Donlin, A. Transaction Level Modeling: Flows and Use Models, CODES+ISSS, 2004.
Grötker, T., S. Liao, G. Martin, and S. Swan. System Design with SystemC, Kluwer Academic Publishers, Boston, May 2002.
Henia, R., A. Hamann, M. Jersak, R. Racu, K. Richter, and R. Ernst. System Level Performance Analysis—the SymTA/S Approach. IEE Proc.-Comput. Tech., March 2005.
Keutzer, K., et al. System Level Design: Orthogonalization of Concerns and Platform-based Design. IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems, 19, 2000.
Kohler, E. et al. The Click Modular Router. ACM Trans. on Computer Systems, 18(3), 2000.
Lahiri, A., A. Raghunathan, and S. Dey. Fast Performance Analysis of Bus-Based System-On-Chip Communication Architectures, ICCAD, 1999.
Lieverse, P., P. van der Wolf, and E. Deprettere. A Trace Transformation Technique for Communication Refinement, CODES, 2001.
Ohlendorf, R., A. Herkersdorf, and T. Wild. FlexPath NP—A Network Processor Concept with Application-Driven Flexible Processing Paths, CODES+ISSS, 2005.
Paulin, P., C. Pilkington, and E. Bensoudane. StepNP: A System-Level Exploration Platform for Network Processors. IEEE Design&Test of Computers, Nov.-Dec. 2002.
Prete, A., G. Prina, and L. Ricciardi. A Trace-Driven Simulator for Performance Evaluation of Cache-Based Multiprocessor Systems. IEEE Trans. Parallel and Distributed Systems, 6(9), 1995.
Ramaswamy, R. and T. Wolf. PacketBench: A Tool for Workload Characterization of Network Processing. IEEE Workshop on Workload Characterization, Oct. 2003.
Sherman, S.W. and J.C. Browne. Trace Driven Modeling: Review and Overview. In Proceeding Symp. On Simulation of Computer Systems, 1973.
Sonntag, S., M. Gries, and C. Sauer. SystemQ: A Queuing-Based Approach to Architecture Performance Evaluation with SystemC. In Proceeding Emb. Comp. Systems: Architectures, Modeling, and Simulation (SAMOS), 2005.
SystemC homepage, http://www.systemc.org.
Thiele, L. and E. Wandeler. Performance Analysis of Distributed Embedded Systems, in R. Zurawski (ed.), Embedded Systems Handbook, CRC Press, 2005.
Author information
Authors and Affiliations
Corresponding author
Rights and permissions
Open Access This is an open access article distributed under the terms of the Creative Commons Attribution Noncommercial License ( https://creativecommons.org/licenses/by-nc/2.0 ), which permits any noncommercial use, distribution, and reproduction in any medium, provided the original author(s) and source are credited.
About this article
Cite this article
Wild, T., Herkersdorf, A. & Lee, GY. TAPES—Trace-based architecture performance evaluation with SystemC. Des Autom Embed Syst 10, 157–179 (2005). https://doi.org/10.1007/s10617-006-9589-4
Received:
Revised:
Accepted:
Published:
Issue Date:
DOI: https://doi.org/10.1007/s10617-006-9589-4