Abstract
The design of a SIMD machine is usually complex because it leads to developping an efficient Processing Element and to writing all the softwares required by the chip and the control of the machine. We propose a different approach by using an efficient 32-bit off-the-shelf processor with its software environment (compiler and assembler) and a programmable gate array for the network. It limits the development to the minimum and leads to a rather general SIMD cluster built with off-the-shelf chips which can be considered as a SIMD transputer.
un Petit Ordinateur Massivement Parallèle: a small massively parallel computer. Project supported by the French Ministry of Research and Technology, in collaboration with Thomson Digital Image.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
Similar content being viewed by others
References
M. Auguin and F. Boeri. The OPSILA Computer. In INRIA, editor, Parallel Algorithms 8 Architectures, pages 143-153, North-Holland, 1986.
Kurt Akeley and Tom Jermoluk. High-Performance Polygon Rendering. In Computer Graphics (SIGGRAPH ’88), ACM, August 1988. Volume 22, Number 4, pp 239 - 246.
Kenneth E. Batcher. Architecture of a Massively Parallel Processor. In SIGARCH 80, pages 168-173, IEEE, 1980.
Edward C. Bronson, Thorns L. Casavant, and Leah H. Jamieson. Experimental application-driven architecture analysis of an SIMD/MIMD parallel processing system. In International Conference on Parallel Processing, pages 59 - 67, IEEE, Academic Press, 1989.
John Beetem, Monty Denneau, and Don Weingarten. The GF11 Supercomputer. In SIGARCH 85, pages 108-115, IEEE, 1985.
Tom Blank. The Design of the MasPar MP-1, A Cost-Effective Massively Parallel Computer. In IEEE, editor, IEEE Compcon Spring 1990, February 1990.
Torn Blank. The MasPar MP-1 Architecture. In IEEE, editor, IEEE Compcon Spring 1990, February 1990.
Luc Bougé. On the Semantics of Languages for Massively Parallel SIMD Architecture. Technical Report LIENS-90-13, Laboratoire d’Informatique de l’Ecole Normale Supérieure, June 1990.
Peter Christy. Software to Support Massively Parallel Computing on the MasPar MP-1. In IEEE, editor, IEEE Compcon Spring 1990, February 1990.
Tse Yun Feng. A Survey of Interconnection Networks. Computer,14(12):12-27, December 1991. IEEE.
Henry Fuchs and John Poulton. Pixel—Plane: a VLSI—oriented design for a raster graphics engine. VLSI Design, 2 (3), 1981.
Henry Fuchs, John Poulton, John Eyle, Trey Greer, Jack Goldfeather, David Ellsworth, Steve Molnar, Greg Turk, Brice Tebbs, and Laura Israel. Pixel—Plane 5: A Heterogeneous Multiprocessor Graphics System Using Processor—Enhanced Memories. In Computer Graphics (SIGGRAPH ’89), ACM, July 1989. Volume 23, Number 4, pp 79 - 88.
Mark A. Franklin, Donald F. Wann, and William J. Thomas. Pin Limitation and Partitionning of VLSI Interconnection Networks. IEEE Transactions on Computers, C-31(11): 1109 - 1116, November 1982.
Geometric arithmetic parallel processor NCR45CG72. NCR, 1984.
Wolfgang K. Giloi. Interconnection networks for massively parallel computer systems. In Future Parallel Computers, pages 321-348, Springer-Verlag, 1986.
R. Michael Hord. The ILLIAC IV, The First Supercomputer. Computer Science Press, 1982.
The Transputer Databook. INMOS, 1989.
James-H.Clark and Mark-R. Hannah. Distributed processing in a high performance smart image memory. Lambda, 1 (4), 1980.
Ronan Keryell. POMP2: D’un Petit Ordinateur Massivement Parallèle. Rapport de Magistère, LIENS — Ecole Normale Supérieure, octobre 1989.
S. C. Kothari. Multistage Interconnection Networks fo Multiprocessor Systems, pages 155-199. Volume 26, Academic Press, 1987.
Brian W. Kernighan and Dennis M. Ritchie. The C programming language. Prentice-Hall, 1978.
David Kirk and Douglas Voorhies. The Rendering Architecture of the DN10000VS. In Computer Graphics (SIGGRAPH ’90), ACM, August 1990. Volume 24, Number 4, pp 299 - 307.
Jean-Luc Levaire. Deux sémantiques opérationnelles pour POMPC. Diplôme d’Etude Approfondie, LIENS, Paris, September 1990.
The multiC Programming Language: Extending C to Accomodate Data Parallel Processing. Technical Report, Wavetracer Inc., 1990.
MC88100 RISC processor user’s manual. MOTOROLA, 1988.
Nicolas Paris. Définition de POMPC (Version 1.5). Technical Report, LIENS, février 1990.
Isaac D. Scherson. Orthogonal Graphs for the Construction of a Class of Interconnection Networks. IEEE Transactions on Parallel and Distributed Systems, 2 (1): 3 - 19, January 1991.
Howard Jay Siegel, Thomas Schwederski, Nathaniel J. Davis IV, and James T. Kuehn. PASM: A Reconfigurable Parallel System For Image Processing. ACM SIGARCH Newsletter, 12 (4): 7 - 19, September 1984.
Jean-Philippe Thirion. Interval Arithmetic for High Resolution Ray Tracing. Technical Report LIENS-90-4, Laboratoire d’Informatique de l’Ecole Normale Supérieure, February 1990.
Connection Machine Model CM-2 Technical Summary. Technical Report HA87-4, Thinking Machine Corporation, April 1987.
Russ Tuck. Porta-SIMD: An Optimaly Portable SIMD Programming Language. PhD thesis, University of North Carolina at Chapel Hill, May 1990.
XC 4000 Logic CellTM Array Family. XILINX, 1990. Technical Data.
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 1991 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Hoogvorst, P., Keryell, R., Matherat, P., Paris, N. (1991). POMP or How to design a massively parallel machine with small developments. In: Aarts, E.H.L., van Leeuwen, J., Rem, M. (eds) Parle ’91 Parallel Architectures and Languages Europe. Lecture Notes in Computer Science, vol 505. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-662-25209-3_7
Download citation
DOI: https://doi.org/10.1007/978-3-662-25209-3_7
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-662-23206-4
Online ISBN: 978-3-662-25209-3
eBook Packages: Springer Book Archive