Abstract
This paper describes a processor design and gives its estimated performance through trace-driven simulation. The processor runs four threads in parallel and issues up to four instructions per thread per cycle. In order execution is assumed to keep the pipeline stages simple enough to have a very short cycle width. Moreover, all the arithmetic operators -adders, incrementers, shifters, multiplier and dividerhave been sliced and pipelined with no execute stage including more than the equivalent of a 16 bits adder in its critical path. The first simulation results show a sustained rate of 5 instructions per cycle.
Chapter PDF
Keywords
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.
References
T.A. Diep, C. Nelson and J.P. Shen: Performance Evaluation of the PowerPC 620 Microarchitecture. 22nd AISCA, 1994
D.W. Dobberpuhl et al.: A 200 Mhz 64 Bits Dual Issue CMOS Microprocessor. IEEE Journal of Solid State Circuits, vol. 27–11, 1992
J.H. Edmondson, P. Rubinfeld, R. Preston and V. Rajagopalan: Superscalar Instruction Execution in the 21164 Alpha Microprocessor. IEEE Micro, april 1995
B. Goossens and D.T. Vu: Une Unique Unité de Calcul RISC pour les Entiers et les Flottants. 2nd Real Number and Computers Conference, 1996
H. Hirata et al.: An Elementary Processor Architecture with Simultaneous Instruction Issuing from Multiple Threads. 19th AISCA, 1992
J.K.F. Lee and A. J. Smith: Branch Prediction Strategies and Branch Target Buffer Design. Computer, 1984-01
R.G. Prasadh and C.L. Wu: A Benchmark Evaluation of a Multithreaded RISC Processor Architecture. ICPP, 1991
A. Seznec, Y. Mével: Etude des Architectures des Microprocesseurs DEC 21164, IBM POWER2 et MIPS R8000. Rapport de Recherche INRIA 2553, 1995
D.M. Tullsen, S.J. Eggers and H.M. Levy: Simultaneous Multithreading: Maximizing On-Chip Parallelism. 22nd AISCA, 1995
Author information
Authors and Affiliations
Editor information
Rights and permissions
Copyright information
© 1996 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Goossens, B., Vu, D.T. (1996). On-chip multiprocessing. In: Bougé, L., Fraigniaud, P., Mignotte, A., Robert, Y. (eds) Euro-Par'96 Parallel Processing. Euro-Par 1996. Lecture Notes in Computer Science, vol 1124. Springer, Berlin, Heidelberg. https://doi.org/10.1007/BFb0024778
Download citation
DOI: https://doi.org/10.1007/BFb0024778
Published:
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-540-61627-6
Online ISBN: 978-3-540-70636-6
eBook Packages: Springer Book Archive