MorphoSys: a reconfigurable processor targeted to high performance image application

1. E. Tau, D. Chen, I. Eslick, J. Brown, A. DeHon, “A First Generation DPGA Implementation”. FPD’95 Third Canadian Workshop of Field-Programmable Devices, May 1995.

   Google Scholar 

2. J. R. Hauser and J. Wawrzynek, “Garp: A MIPS Processor with a Reconfigurable Coprocessor,” Proc. of the IEEE Symposium on FPGAs for Custom Computing Machines, 1997.

   Google Scholar 

3. E. Mirsky and A. DeHon, “MATRIX: A Reconfigurable Computing Architecture with Configurable Instruction Distribution and Deployable Resources,” Proceedings of IEEE Symposium on FPGAs for Custom Computing Machines, 1996, pp. 157–66.

   Google Scholar 

4. C. Ebeling, D. Cronquist, and P. Franklin, “Configurable Computing: The Catalyst for High-Performance Architectures,” Proeedings of IEEE International Conference on Application-specific Systems, Architectures and Processors, July 1997, pp. 364–72.

   Google Scholar 

5. J. Babb, M. Frank, V. Lee, E. Waingold, R. Barua, M. Taylor, J. Kim, S. Devabhaktuni, A. Agrawal, “The RAW Benchmark Suite: computation structures for general-purpose computing,” Proc. IEEE Symposium on Field-Programmable Custom Computing Machines, FCCM 97, 1997, pp. 134–43.

   Google Scholar 

6. A. Abnous, C. Christensen, J. Gray, J. Lenell, A. Naylor and N. Bagherzaheh, “Design and implementation of the TinyRISC microprocessor” Microprocessors and Microsystems. Vol. 16, No.4, pp. 187–94, 1992.

   Article  Google Scholar 

7. Stanford PVRG-MPEG by anonymous ftp from havefun.stanford.edu:/pub/mpeg/MPEGv1.2.tar.Z.

   Google Scholar 

8. SUIF Compiler system, The Stanford SUIF Compiler Group, http://suif.stanford.edu

   Google Scholar 

9. MPEG2 Standard. http://www.mpeg.org.

   Google Scholar 

10. C. Hsieh, T. Lin, “VLSI Architecture For Block Matching Motion Estimation Algorithm” IEEE Transaction on CSVT, Vol. 2, June, 1992.

    Google Scholar 

11. S.H. Name, J.S. Baek, T.Y. Lee, M.K. Lee, “A VLSI Design For Full Search Block Matching Motion Estimation” Proceedings of IEEE ASIC Conference, Rochester, NY, Set 1994.

    Google Scholar 

12. K-M Yang, M-T Sun, and L. Wu, “A Family of VLSI Designs for Motion Compensation Block Matching Algorithm” IEEE Transaction on Circuits and Systems. Vol 36. No. 10, Oct 89.

    Google Scholar 

13. Intel Application Notes for Pentium MMX. http://developer.intel.com/drg/mmx/appnotes.

    Google Scholar 

14. T. Miyamori and K. Olukotun, “A Quantitative Analysis of Reconfigurable Coprocessors for Multimedia Applications,” Proceedings of IEEE Symposium on Field-Programmable Custom Computing Machines, April 1998

    Google Scholar 

15. J. Villasenor, B. Schoner, K. Chia, C. Zapata, H. J. Kim, C. Jones, S. Lansing, and B. Mangione-Smith “Configurable Computing Solutions for Automatic Target Recognition” Proceedings of IEEE Workshop on FPGAs For Custom Computing Machines, April 1996.

    Google Scholar 

16. M. Rencher and B.L. Hutchings, “Automatic Target Recognition on SPLASH 2” Proceedings of IEEE Symposium on FPGAs for Custom Computing Machines, April 1997.

    Google Scholar 

17. H. Singh, M. Lee, G. Lu, F. Kurdahi, N. Bagherzadeh, T. Lang, R. Heaton, E. Filho, “MorphoSys: An Integrated Re-configurable Architecture” Proceeding of the NATO Symposium on Concepts and Integration, April, 1998.

    Google Scholar 

Download references