[go: up one dir, main page]
More Web Proxy on the site http://driver.im/ Skip to main content
Log in

A Colored Petri Net model of VHDL

  • Published:
Formal Methods in System Design Aims and scope Submit manuscript

Abstract

There exists a strong necessity for a formal interpretation of VHDL. This paper address this aspect. The formal model used for this purpose are Colored Petri Nets because they can cover all aspects of VHDL. We start from the underlying executable model of VHDL based on interactive processes. The formal model of a VHDL description results from the specification in Petri Net terms of an intermediate model. This consists of the userdefined processes resulting from the elaboration of a VHDL description, the kernel process (VHDL simulator) and the communicating links between them.

This is a preview of subscription content, log in via an institution to check access.

Access this article

Subscribe and save

Springer+ Basic
£29.99 /Month
  • Get 10 units per month
  • Download Article/Chapter or eBook
  • 1 Unit = 1 Article or 1 Chapter
  • Cancel anytime
Subscribe now

Buy Now

Price includes VAT (United Kingdom)

Instant access to the full article PDF.

Similar content being viewed by others

References

  1. “IEEE Standard VHDL Language Reference Manual,” IEEE, Inc., New York, N.Y., U.S.A., March 1988.

  2. “IEEE Standards Interpretations: IEEE Std. 1076–1987, IEEE VHDL Language Reference Manual,” IEEE, Inc., New York, N.Y., U.S.A., 1992.

  3. D. Borrione, H. Eveking, and L. Pierre, “Formal proofs from HDL descriptions,” Technical Report, 1993.

  4. P.T. Breuer, L. Sánchez, and C. Delgado, “Clean Formal Semantics for VHDL,”EDAC, 1994.

  5. W. Damm, B. Josko, and R. Schlör, “Linking VHDL with Formal Verification Tools: How to Generate Finite-State Models out of VHDL Designs,” Technical Report, University of Oldenburg, 1993.

  6. J. van Tassel, “The Semantics of VHDL with VAL and HOL: Towards Practical Verification Tools,” M.Sc. thesis, Dept. of Computer Science and Engineering, Wright University, 1989, also: Technical Report 196, University of Cambridge, Computer Laboratory, UK, June 1990.

  7. S. Olcoz and J.M. Colom, “The Discrete Event Simulation Semantics of VHDL,”Intl. Conf. on Simulation and HDLs, Tempe (Arizona), U.S.A., pp. 128–134, January 1994.

  8. K. Jensen, “Colored Petri Nets: A High Level Language for System Design and Analysis,” inAdvances in Petri Nets 1990, Lecture Notes in Computer Science, Springer, Berlin, Heidelberg, New York, 483, pp. 342–416, 1990.

    Google Scholar 

  9. S. Olcoz and J.M. Colom, “Toward a Formal Semantics of IEEE Std. VHDL-1076,”Euro VHDL'93, Hamburg, pp. 526–531, 1993.

  10. S. Olcoz and J.M. Colom, “Petri Net Based Analysis of VHDL Programs,”2nd International Conference Euro VHDL-91, Stockholm, September 1991.

  11. S. Olcoz and J.M. Colom, “A Petri Net Approach for the Analysis of VHDL Descriptions,”CHARME'93, Arles, pp. 15–26, May 1993.

  12. S. Olcoz and J.M. Colom, “Analysis Tools applied to VHDL,”EUROMICRO'93, Barcelona, pp. 597–604, September 1993.

Download references

Author information

Authors and Affiliations

Authors

Rights and permissions

Reprints and permissions

About this article

Cite this article

Olcoz, S., Colom, J.M. A Colored Petri Net model of VHDL. Form Method Syst Des 7, 101–123 (1995). https://doi.org/10.1007/BF01383875

Download citation

  • Issue Date:

  • DOI: https://doi.org/10.1007/BF01383875

Keywords

Navigation