[go: up one dir, main page]
More Web Proxy on the site http://driver.im/ Skip to main content
Springer Nature Link
Log in

Wafer Scale Integration: A university perspective

  • Published:
Journal of VLSI signal processing systems for signal, image and video technology Aims and scope Submit manuscript

An Erratum to this article was published on 01 October 1991

Abstract

This paper presents the Wafer Scale Integration research underway at our university. Specifically, we focus here on theApplications, Architectures, Design, and Test areas. Discussed are the philosophy of such an—admittedly aggressive—effort, the evolving infrastructure for the project, the application-driven architectures developed, and the design and test methodology. The first WSI design is a fully parallel FFT wafer, with application to a high-performance, high-speed CW jamming canceller. Other wafer level designs include an L-U decomposition array, using a newly-developed reciprocal cell, and a multipurpose PE array. The transition from basic tools, such as MAGIC, to commercial tools such as CADENCE, and the importance of a high level description language, VHDL, for modeling and simulation is emphasized. The discipline of reconfiguration, and the associated yield models, incorporating a harvesting factor, are also an integral part of the on-going project. Although, the first wafer will be reconfigured usingLaser linking and Cutting on the in-house laser table, alternative recon-figuration approaches for the other wafer designs are also being considered.

This is a preview of subscription content, log in via an institution to check access.

Access this article

Log in via an institution

Subscribe and save

Springer+ Basic
£29.99 /Month
  • Get 10 units per month
  • Download Article/Chapter or eBook
  • 1 Unit = 1 Article or 1 Chapter
  • Cancel anytime
Subscribe now

Buy Now

Price includes VAT (United Kingdom)

Instant access to the full article PDF.

Institutional subscriptions

Similar content being viewed by others

References

  1. C.H. Stapper, “Integrated circuit yield statistics,”IEEE Proceedings, vol. 71, 1983, pp. 453–470.

    Article  Google Scholar 

  2. C.H. Stapper, “Yield models for defect tolerant VLSI circuits,”Proc. 1988 Intntl. Workshop on Defect and Fault Tolerance, (Ed. I. Koren), pp. 1–21, New York: Plenum, 1989.

    Google Scholar 

  3. G. Saucier, J.L. Patry, A. Boubekeur, and E. Sanlaville, “Practical experiences in the design of a wafer scale 2D array,”Proc. 1989 Intntl. Workshop on Defect and Fault Tolerance, (Ed. C. Stapper, V.K. Jain, G. Saucier), New York: Plenum, 1990.

    Google Scholar 

  4. M. Sami, and R. Stefanelli, “Reconfigurable architectures for VLSI processing arrays,”IEEE Proceedings, 1986, pp. 712–722.

  5. T.E. Mangir, and A. Avizienis, “Fault-tolerant design for VLSI: Effect of interconnect requirements on yield improvements of VLSI desings,”IEEE Trans. on Computers, vol.C-31, 1982, pp. 609–615.

    Article  Google Scholar 

  6. V.K. Jain, H.A. Nienhaus, D.L. Landis, S.A. Al-Arian, and C.E. Alvarez, “Wafer scale architecture for an FFT processor,”Proc. Intntl. Symp. on Circuits and Systems, 1989, pp. 453–456.

  7. V.K. Jain, S.A. Al-Arian, D.L. Landis, and H.A. Nienhaus, “Fully parallel and testable wafer scale architecture for an FFT processor,” to appear in Intntl. Jr. of Computer-Aided VLSI design, 1991.

  8. H. Hikawa, and V.K. Jain, “Jamming canceller using interpolated FFT,”Proc. Intntl. Conf. on Communications, 1990, pp. 1275–1279.

  9. V.K. Jain, and D.L. Landis, “WSI architecture for L-U Decomposition: A radar array processor,”Proc. Intntl. Conf. on Wafer Scale Integration, (Ed. J. Brewer, and M. Little), Los Alamitos, CA: IEEE Computer Society Press, 1990.

    Google Scholar 

  10. V.K. Jain, D.L. Landis, C.E. Alvarez, “Wafer scale L-U decomposition array with a new reciprocal cell,”Proc. International Conference on Computer Design, October 1989.

  11. P.W. Wyatt, and J.I. Raffel, “Restructurable VLSI—A demonstrated wafer scale technology,”Proc. Intntl. Conf. Wafer Scale Integration, (Ed. E. Swartzlander and J. Brewer), Washington, D.C.: IEEE Computer Society Press, January 1989.

    Google Scholar 

  12. G.H. Chapman, J.M. Canter, and S.S. Cohen, “The technology of laser formed interactions for wafer scale integration”,Proc. Intntl. Conf. Wafer Scale Integration, (Ed. E. Swartzlander and J. Brewer), Washington, D.C.: IEEE Computer Society Press, January 1989.

    Google Scholar 

  13. R. Frankel, J.J. Hunt, M.V. Alstyne, and G. Young, “SLASH—An RVLSI CAD system,”Proc. Intntl. Conf. Wafer Scale Integration, (Ed. E. Swartzlander and J. Brewer), Washington, D.C.: IEEE Computer Society Press, January 1989.

    Google Scholar 

  14. A.H. Anderson, R. Burger, K.H. Konkle, and F.M. Rhodes, “RVLSI applications and physical design,”Proc. Intntl. Conf. Wafer Scale Integration, (Ed. E. Swartzlander and J. Brewer), Washington, D.C.: IEEE Computer Society Press, January 1989.

    Google Scholar 

  15. J.M. Wills, and V.K. Jain, “Multilevel wiring algorithms for WSI interconnection networks,”Wafer Scale Integration III, (Ed. M. Sami). New York: North-Holland, 1990.

    Google Scholar 

  16. J.M. Wills, and V.K. Jain, “Data manipulator interconnection network for WSI designs,”Proc. Intntl. Conf. on Wafer Scale Integration, (Ed. J. Brewer, and M. Little), Los Alamitos, CA: IEEE Computer Society Press, 1990.

    Google Scholar 

  17. D.L. Landis, “A Self-test System Architecture for Reconfigurable WSI,”1989 Proc. International Test Conference, pp. 275–282.

  18. P.H. Singer, “Wafer Scale integration: The ultimate test challenge,”Semiconductor International, vol. 22, 1990, p. 44.

    Google Scholar 

  19. IEEE Standard Test Access Port and Boundary-Scan Architecture, IEEE Standard 1149. 1–1990, May 21, 1990.

  20. E.E. Swartzlander, Jr.,VLSI Signal Processing, Boston: Kluwer, 1986.

    MATH  Google Scholar 

  21. H. Hikawa, and V.K. Jain, “20 Million samples/s wafer processor FFT architecture,”Proc. European Signal Processing Conference, September 1990, pp. 9–16.

  22. V.K. Jain, H. Hikawa, and E. Swartzlander, “Defect tolerance and yield for a wafer scale FFT processor system,”Proc. Intntl. Conf. on Wafer Scale Integration, January 1991.

  23. S.Y. Kung,VLSI Array Processors. Englewood Cliffs, NJ: Prentice-Hall, 1988.

    Google Scholar 

  24. D.C. Keezer, “Multiplexing test system channels for data rates above 1.6 Gb/s,”Proc. Intntl. Test Conf., pp. 362–368, September 1990.

  25. The Technical Sub-Committee of the Joint Test Action Group (JTAG), “A Standard Boundary Scan Architecture”, version 2.0, March 1988.

  26. D.L. Landis, “A Self-test methodology for restructurable WSI,”Proc. Intntl. Conf. on Wafer Scale Integration, (Ed. J. Brewer, and M. Little), Los Alamitos, CA: IEEE Computer Society Press, 1990.

    Google Scholar 

  27. R. Negrini, and R. Stefanelli, “Comparative evaluation of space-and time-redundancy approaches for WSI processing arrays,”Proc. IFIP Workshop on Wafer Scale Integration, (Ed. G. Saucier and J. Trilhe), New York: North-Holland, 1986.

    Google Scholar 

Download references

Author information

Authors and Affiliations

  1. Department of Electrical Engineering and Center for Microelectronics Research, University of South Florida, 33620, Tampa, FL

    V. K. Jain, D. L. Landis, D. C. Keezer, K. T. Wilson & D. Whittaker

Authors
  1. V. K. Jain
    View author publications

    You can also search for this author in PubMed Google Scholar

  2. D. L. Landis
    View author publications

    You can also search for this author in PubMed Google Scholar

  3. D. C. Keezer
    View author publications

    You can also search for this author in PubMed Google Scholar

  4. K. T. Wilson
    View author publications

    You can also search for this author in PubMed Google Scholar

  5. D. Whittaker
    View author publications

    You can also search for this author in PubMed Google Scholar

Additional information

This research was supported by DARPA grant #MDA 972-88-J-1006. A part of this research was also supported by the Florida High Technology and Industry Council.

An erratum to this article is available at http://dx.doi.org/10.1007/BF00936907.

Rights and permissions

Reprints and permissions

About this article

Cite this article

Jain, V.K., Landis, D.L., Keezer, D.C. et al. Wafer Scale Integration: A university perspective. J VLSI Sign Process Syst Sign Image Video Technol 2, 253–269 (1991). https://doi.org/10.1007/BF00925469

Download citation

  • Received:

  • Revised:

  • Published:

  • Issue Date:

  • DOI: https://doi.org/10.1007/BF00925469

Keywords

Search

Navigation