Abstract
Thus far, most of the research into many- core computation has focussed on improving the average performance of an application, such as the average throughput. However, applications such as medical ultrasound not only require high throughput, but also require predictable performance characteristics, and are generally implemented on platforms explicitly designed for real-time computing. This paper proposes design strategies which enable high performance multiprocessing applications to achieve predictable communication latencies, computation times and reaction latencies over on-chip many-core platforms, such as the Intel SCC. The strategies presented in this paper can be incorporated into existing many core application design frameworks, wherein the responsibility of achieving predictable timing performance can be relegated to the framework itself. Experiments using two representative applications validate our strategies and show that it is indeed possible to use on-chip many core platforms for real time multiprocessing.
Chapter PDF
Similar content being viewed by others
References
Clauss, C., et al.: Evaluation and Improvements of Programming Models for the Intel SCC Many-Core Processor. In: Proc. HPCS, pp. 525–532 (2011)
Howard, J., et al.: A 48-Core IA-32 Message-Passing Processor with DVFS in 45nm CMOS. In: Proc. ISSCC, pp. 108–109 (2010)
Li, X.: Demosaicing by successive approximation. IEEE Transactions on Image Processing 14(3), 370–379 (2005)
Mattson, T.G.: Using Intel’s Single-Chip Cloud Computer (SCC), http://communities.intel.com/docs/DOC-19269 (online February 2012)
Mattson, T.G., et al.: The 48-core SCC Processor: The Programmer’s View. In: Proc. SC, pp. 1–11 (2010)
Puffitsch, W., Noulard, E., Pagetti, C.: Mapping a multi-rate synchronous language to a many-core processor. In: 2013 IEEE 19th Real-Time and Embedded Technology and Applications Symposium (RTAS), pp. 293–302 (2013)
van der Wijngaart, R.F., et al.: Light-weight Communications on Intel’s Single-chip Cloud Computer Processor. SIGOPS Oper. Syst. Rev. 45(1), 73–83 (2011)
Zimmer, C., Mueller, F.: Low contention mapping of real-time tasks onto tilepro 64 core processors. In: 2012 IEEE 18th Real-Time and Embedded Technology and Applications Symposium (RTAS), pp. 131–140 (2012)
Ziwisky, M., et al.: BareMichael: A Minimalistic Bare-Metal Framework for the Intel SCC. In: Proc. MARC, pp. 66–71 (2012)
Åkerholm, M., Samuelsson, T.: Design and Benchmarking of Real-Time Multiprocessor Operating System Kernels. Master’s thesis, Mälardalen University (2002)
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2014 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Rai, D., Schor, L., Stoimenov, N., Bacivarov, I., Thiele, L. (2014). Designing Applications with Predictable Runtime Characteristics for the Baremetal Intel SCC. In: an Mey, D., et al. Euro-Par 2013: Parallel Processing Workshops. Euro-Par 2013. Lecture Notes in Computer Science, vol 8374. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-642-54420-0_76
Download citation
DOI: https://doi.org/10.1007/978-3-642-54420-0_76
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-642-54419-4
Online ISBN: 978-3-642-54420-0
eBook Packages: Computer ScienceComputer Science (R0)