Abstract
Conventional logic dissipates more power by losing bits of information whereas reversibility recovers bit loss from the unique input-output mapping. Reversible Computation has high promise oflow power consumption. In this paper, we have proposed a new 4x4 reversible gate (namely BJ gate) which is used to design reversible J-K flip-flop. We have also proposed the design of low power reversible decoders, reversible sequence counter and reversible instruction register. These circuits are analyzed with the existing ones. The comparative results show that the proposed designs of reversible decoders and sequential circuits outperform the existing designs in terms of numbers of gates, garbage outputs and quantum cost. Some lower bounds on the number of gates and garbage outputs of the proposed decoder circuits have also been proposed.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
Similar content being viewed by others
References
Landauer, R.: Irreversibility and Heat Generation in the Computing Process. IBM Journal of Research and Development 5, 183–191 (1961)
Bennett, C.H.: Logical Reversibility of computation. IBM Journal of Research and Development 17(6), 525–532 (1973)
Perkowski, M., Al-Rabadi, A., Kerntopf, P., Buller, A., Chrzanowskajeske, M., Mischenko, A., Khan, M.A., Coppola, A., Yanushkevich, S., Shmerko, V., Jozwiak, L.: A general decomposition for reversible logic. In: Reed-Muller Workshop, pp. 119–138 (2001)
Perkowski, M., Kerntopf, P.: Reversible Logic. In: EURO-MICRO, Warsaw, Poland (2001) (invited tutorial)
Babu, H.M.H., Islam, M.R., Chowdhury, A.R., Chowdhury, S.M.A.: Reversible Logic Synthesis for minimization of full-adder circuit. In: Euromicro Symposium on Digital System Design, Belek, Antalya, Turkey, pp. 50–54 (2003)
Babu, H.M.H., Islam, M.R., Chowdhury, A.R., Chowdhury, S.M.A.: Synthesis of full-adder circuit using reversible logic. In: 17th IEEE International Conference on VLSI Design, pp. 757–760 (2004)
Babu, H.M.H., Chowdhury, A.R.: Design of a compact reversible binary coded decimal adder circuit. Elsevier Journal of Systems Architecture 52(5), 272–282 (2006)
Feynman, R.P.: Quantum mechanical computers. Foundations of Physics 16(6), 507–531 (1986)
Fredkin, E., Toffoli, T.: Conservative Logic. International Journal of Theoretical Physics 21, 219–253 (1982)
Haghparast, M., Navi, K.: A Novel Reversible BCD Adder for Nanotechnology Based Systems. American Journal of Applied Sciences 5, 282–288 (2008)
Perkowski, M.: A hierarchical approach to computer-aided design of quantum circuits. In: 6th International Symposium on Representations and Methodology of Future Computing Technology, pp. 201–209 (2003)
Smolin, J., Divivcenzo, D.P.: Five two-qubit gates are sufficient to implement the quantum fredkin gate. Physical Review 53(4), 2855–2856 (1996)
Biswas, A.K., Hasan, M.M., Chowdhury, A.R., Babu, H.M.H.: Efficient Algorithms for Implementing Reversible Binary Coded Decimal Adders. Elsevier Journal of Microelectronics 39(12), 1693–1703 (2008)
Huda, N., Anwar, S., Jamal, L., Babu, H.M.H.: Design of a Reversible Random Access Memory. Dhaka University Journal of Applied Science and Engineering 2, 31–38 (2011)
Sayem, A.S.M., Ueda, M.: Optimization of reversible sequential circuits. Journal of Computing 2(6) (2010)
Thapliyal, H., Ranganathan, N.: Design of Reversible Latches Optimized for Quantum Cost, Delay and Garbage Outputs. In: 23rd International Conference on VLSI Design, pp. 235–240 (2010)
Thapliyal, H., Srinivas, M.B., Zwolinski, M.: A beginning in the reversible logic synthesis of sequential circuits. In: Proc. the Military and Aerospace Programmable Logic Devices Intl. Conf., Washington (2005)
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2012 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Jamal, L., Polash, M.M.A., Mottalib, M.A., Babu, H.M.H. (2012). On the Compact Designs of Low Power Reversible Decoders and Sequential Circuits. In: Rahaman, H., Chattopadhyay, S., Chattopadhyay, S. (eds) Progress in VLSI Design and Test. Lecture Notes in Computer Science, vol 7373. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-642-31494-0_32
Download citation
DOI: https://doi.org/10.1007/978-3-642-31494-0_32
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-642-31493-3
Online ISBN: 978-3-642-31494-0
eBook Packages: Computer ScienceComputer Science (R0)