Abstract
With the increase in design complexity, verification times are growing significantly. Reuse of verification environment is an important means of reducing the verification effort. This paper address the problem of developing a reusable and a scalable verification environment for memory controllers. Though the architecture of different memory controllers varies significantly, they share a common transactional property. This property is exploited to develop a reusable verification environment. The proposed transactional verification environment coupled with the assertion based latency checkers achieve near cycle-accurate efficiency. The proposed verification environment is also scalable to verify memory controllers with multiple ports. We applied the above approach for the verification of three memory controllers, and results showed significant improvement in productivity and effectiveness.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
Similar content being viewed by others
References
Wu, D., Zou, X., Dai, K., Deng, C., Lin, S.: Memory system design and implementation for a multiprocessor. In: ICCET (April 2010)
Wang, P.H., Wang, H., Collins, J.D., Grochowski, E., Kling, R.M., Shen, J.P.: Memory latency-tolerance approaches for Itanium processors: out-of-order execution vs. speculative precomputation. In: Eighth International Symposium on High-Performance Computer Architecture (February 2008)
Wu, Y., Yu, L., Lan, L., Zhou, H.: A Coverage-driven Constraint Random-based Functional Verification Method of Memory Controller. In: The 19th IEEE/IFIP International Symposium on Rapid System Prototyping (June 2008)
Henriksson, T., van der Wolf, P., Jantsch, A., Bruce, A.: Network Calculus Applied to Verification of Memory Access Performance in Socs. In: IEEE/ACM/IFIP Workshop on Embedded Systems for Real-Time Multimedia (October 2007)
Synopsys, VMM Standard Library User Guide
Synopsys, VMM Register Abstraction Layer User Guide
Spear, C.: System Verilog for Verification: A guide to Learning the Testbench Language Features
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2012 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Abburi, K.K., Evani, S.S., Thomas, S., Aprem, A. (2012). Reusable and Scalable Verification Environment for Memory Controllers. In: Rahaman, H., Chattopadhyay, S., Chattopadhyay, S. (eds) Progress in VLSI Design and Test. Lecture Notes in Computer Science, vol 7373. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-642-31494-0_24
Download citation
DOI: https://doi.org/10.1007/978-3-642-31494-0_24
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-642-31493-3
Online ISBN: 978-3-642-31494-0
eBook Packages: Computer ScienceComputer Science (R0)