Parallelization Schemes for Memory Optimization on the Cell Processor: A Case Study on the Harris Corner Detector

1. 12th IEEE Real-Time and Embedded Technology and Applications Symposium (RTAS 2006), April 4-7. IEEE Computer Society, San Jose (2006)

   Google Scholar 

2. Bellens, P., Perez, J.M., Badia, R.M., Labarta, J.: Cellss: a programming model for the cell be architecture. In: Proceedings of the ACM/IEEE Supercomputing Conference (2006)

   Google Scholar 

3. Benthin, C., Wald, I., Scherbaum, M., Friedrich, H.: Ray tracing on the cell processor. In: IEEE Symposium on Interactive Ray Tracing (2006)

   Google Scholar 

4. Driscoll, M.A., Daasch, W.R.: Accurate predictions of parallel program execution time. J. Parallel Distrib. Comput. 25(1), 16–30 (1995)

   Article  Google Scholar 

5. Eichenberger, A.E., O’Brien, J.K., O’Brien, K.M., Wu, P., Chen, T., Oden, P.H., Prener, D.A., Shepherd, J.C., So, B., Sura, Z., Wang, A., Zhang, T., Zhao, P., Gschwind, M.K., Archambault, R., Gao, Y., Koo, R.: Using advanced compiler technology to exploit the performance of the cell broadband engineTM architecture. IBM Syst. J. 45(1), 59–84 (2006)

   Article  Google Scholar 

6. Fatahalian, K., Knight, T.J., Houston, M.: Sequoia: Programming the memory hierarchy. In: Proceedings of the 2006 ACM/IEEE Conference on Supercomputing (2006)

   Google Scholar 

7. Greene, J., Cooper., R.: A parallel 64k complex fft algorithm for the ibm/sony/toshiba cell broadband engine processor. In: Global Signal Processing Expo. (2005)

   Google Scholar 

8. Harris, C., Stephens, M.: A combined corner and edge detector. In: 4th ALVEY Vision Conference (1988)

   Google Scholar 

9. IBM. Cell Broadband Engine Programming Handbook. IBM, version 1.0 edn. (2006)

   Google Scholar 

10. Ramirez, X., Jimenez-Gonzalez, A., Martorell, D.: Performance analysis of cell broadband engine for high memory bandwidth applications. In: Proceedings of the IEEE International Symposium on Performance Analysis of Systems & Software (2007)

    Google Scholar 

11. Kistler, M., Perrone, M., Petrini, F.: Cell multiprocessor communication network: Built for Speed. IEEE Micro 26(3), 10–23 (2006)

    Article  Google Scholar 

12. McCool, M.D.: Data-parallel programming on the cell be and the gpu using the rapidmind development platform. In: GSPx Multicore Applications Conference (2006)

    Google Scholar 

13. Moravec, H.: Obstacle avoidance and navigation in the real world by a seeing robot rover. In tech. report CMU-RI-TR-80-03, Robotics Institute, Carnegie Mellon University & doctoral dissertation, Stanford University (September 1980); Available as Stanford AIM-340, CS-80-813 and republished as a Carnegie Mellon University Robotics Institue Technical Report to increase availability

    Google Scholar 

14. Ohara, M., Inoue, H., Sohda, Y., Komatsu, H., Nakatani, T.: Mpi microtask for programming the cell broadband enginetm processor. IBM Syst. J. 45(1), 85–102 (2006)

    Article  Google Scholar 

15. Petrini, F., Fossum, G., Fernandez, J., Varbanescu, A.L., Kistler, M., Perrone, M.: Multicore surprises: Lessons learned from optimizing sweep3d on the cell broadband engine. In: IEEE/ACM International Parallel and Distributed Processing Symposium (March 2007)

    Google Scholar 

16. Pham, D.C., Aipperspach, T., Boerstler, D., Bolliger, M., Chaudhry, R., Cox, D., Harvey, P., Harvey, P.M., Hofstee, H.P., Johns, C., Kahle, J., Kameyama, A., Keaty, J., Masubuchi, Y., Pham, M., Pille, J., Posluszny, S., Riley, M., Stasiak, D.L., Suzuoki, M., Takahashi, O., Warnock, J., Weitzel, S., Wendel, D., Yazawa, K.: Overview of the architecture, circuit design, and physical implementation of a first-generation cell processor. IEEE Journal of Solid-State Circuits 41(1), 179–196 (2006)

    Article  Google Scholar 

17. Saidani, T., Piskorski, S., Lacassagne, L., Bouaziz, S.: Parallelization schemes for memory optimization on the cell processor: a case study of image processing algorithm. In: MEDEA 2007: Proceedings of the 2007 Workshop on MEmory Performance, pp. 9–16. ACM, New York (2007)

    Google Scholar 

18. Servat, H., González-Alvarez, C., Aguilar, X., Cabrera-Benitez, D., Jiménez-González, D.: Drug design issues on the cell BE. In: Stenström, P., Dubois, M., Katevenis, M., Gupta, R., Ungerer, T. (eds.) HiPEAC 2007. LNCS, vol. 4917, pp. 176–190. Springer, Heidelberg (2008)

    Chapter  Google Scholar 

19. Vandierendonck, H., Rul, S., Questier, M., De Bosschere, K.: Experiences with parallelizing a bio-informatics program on the cell BE. In: Stenström, P., Dubois, M., Katevenis, M., Gupta, R., Ungerer, T. (eds.) HiPEAC 2007. LNCS, vol. 4917, pp. 161–175. Springer, Heidelberg (2008)

    Chapter  Google Scholar 

20. Williams, S., Shalf, J., Oliker, L., Kamil, S., Husbands, P., Yelick, K.: Scientific computing kernels on the cell processor. Int. J. Parallel Program. 35(3), 263–298 (2007)

    Article  Google Scholar 

Download references