Abstract
Multi-core processors are becoming prevalent rapidly in personal computing and embedded systems. Nevertheless, the programming environment for multi-core processor based systems is still quite immature and lacks efficient tools. In this work, we present a new VERTAF/Multi-Core framework and show how software code can be automatically generated from SysML models of multi-core embedded systems. We illustrate how model-driven design based on SysML can be seamlessly integrated with Intel’s threading building blocks (TBB) and the Quantum Platform middleware. We use a digital video recording system to illustrate the benefits of the framework. Our experiments show how SysML/QF/TBB help in making the multi-core embedded system programming model-driven, easy, efficient, and effortless.
Preview
Unable to display preview. Download preview PDF.
Similar content being viewed by others
References
Akhter, S.: Multi-core Programming: Increasing Performance Through Software Multi-threading. Intel Press (2006)
Cantrill, B., Bonwick, J.: Real-world concurrency. ACM Queue 6(5), 16–25 (2008)
de Niz, D., Rajkumar, R.: Time Weaver: A software-through-models framework for embedded real-time systems. In: Proceedings of the International Workshop on Languages, Embedded Systems, pp. 133–143 (June 2003)
Hsiung, P.A., Lin, S.W., Tseng, C.H., Lee, T.Y., Fu, J.M., See, W.B.: VERTAF: An application framework for the design and verification of embedded real-time software. IEEE Transactions on Software Engineering 30(10), 656–674 (2004)
Kodase, S., Wang, S., Shin, K.G.: Transforming structural model to runtime model of embedded real-time systems. In: Proceedings of the Design Automation and Test in Europe Conference, March 2003, pp. 170–175 (2003)
Lee, E.A.: The problem with threads. IEEE Computer 39(5), 33–42 (2006)
OpenMP (2008), http://www.openmp.org/
Reinders, J.: Intel Threading Building Blocks: Outfitting C++ for Multi-core Processor Parallelism. O’Reilly Media, Inc. (2007)
Samek, M.: Practical StateCharts in C/C++. CMP (2002)
Tsao, C.-C.: An efficient collaborative verification methodology for multiprocessor soc with run-time task migration. Master thesis, National Chung Cheng University, Taiwan (July 2008)
Wang, F., Hsiung, P.-A.: Efficient and user-friendly verification. IEEE Transactions on Computers 51(1), 61–83 (2002)
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2009 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Hsiung, PA. et al. (2009). VERTAF/Multi-Core: A SysML-Based Application Framework for Multi-Core Embedded Software Development. In: Hua, A., Chang, SL. (eds) Algorithms and Architectures for Parallel Processing. ICA3PP 2009. Lecture Notes in Computer Science, vol 5574. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-642-03095-6_30
Download citation
DOI: https://doi.org/10.1007/978-3-642-03095-6_30
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-642-03094-9
Online ISBN: 978-3-642-03095-6
eBook Packages: Computer ScienceComputer Science (R0)