Abstract
Nowadays networks-on-chip are emerging as a hot topic in IC designs with high integration. Much research has been done in this field of study recently, e.g. in routing algorithms, switching methods, VLSI Layout, and effects of resource allocation on system performance. On the other hand, three-dimensional integrated circuits allow a time-warp for Moore’s Law. By vertically stacking two or more silicon wafers, connected with a high-density, high-speed interconnect, it is now possible to combine multiple active device layers within a single IC. In this paper, we examine performance and power consumption in a three dimensional network-on-chip structure under different types of traffic loads, routing algorithms, and switching methods. To the best of our knowledge, this is the first work dealing with 3D NoCs implemented in a 3D VLSI model.
This is a preview of subscription content, log in via an institution to check access.
Preview
Unable to display preview. Download preview PDF.
Similar content being viewed by others
References
Jantsch, A., Tenhunen, H.: Network on Chip. Kluwer Academic Publishers, Dordrecht (2003)
Wiklund, D.: An On-Chip Network Architecture for Hard Real Time Systems. MSc thesis, Linköpings University (2003)
Duato, J., Yalamanchili, S., Ni, L.M.: Interconnection Networks. Morgan Kaufman, San Francisco (2003)
Nielsen, K.H.: Evaluation of Real-time Performance Models in Wormhole-routed On-chip Networks. MSc thesis, Stockholm (2005)
Bjerregaard, T., Mahadevan, S.: A Survey of Research and Practices of Network-on-Chip. ACM Computing Surveys 38(1), 1–51 (2006)
Pande, P.P., Grecu, C., Jones, M., Ivanov, R., Saleh, R.: Performance Evaluation and Design Trade-Offs for Network-on-Chip Interconnection Architectures. IEEE Transactions on Computers 54(8), 1025–1040 (2005)
Grecu, C., Pande, P.P., Ivanov, R., Saleh, R.: Timing Analysis of Network on Chip Architectures for MP-Soc Platforms. Microelectronics 36, 833–845 (2005)
Xu, J., Wolf, W., Henkel, J., Chakradhar, S.: A Methodology for Design, Modeling, Analysis of Networks-on-Chip. In: ISCAS, pp. 1778–1781 (2005)
Bolotin, E., Cidon, I., Ginosar, R., Kolodfdny, A.: Cost Considerations in Network on Chip. The VLSI journal 38, 38–42 (2005)
Banerjee, K., Souri, S.J., Kapur, P., Saraswat, K.C.: 3D ICs: A Novel Chip Design for Improving Deep-Submicrometer Interconnect Performance and Systems-on-Chip Integration. Proceedings of the IEEE 89(5), 602–633 (2001)
Zhang, R., Roy, K., Koh, C.K., Janes, D.B.: Stochastic Wire-Length and Delay Distributions of 3-Dimensional Circuits. In: ICCAD, pp. 208–213 (2000)
Cong, J., Jagannathan, A., Ma, Y., Reinman, G., Wei, J., Zhang, Y.: An Automated Design Flow for 3D Microarchitecture Evaluation. In: ASPDAC, pp. 384–389 (2006)
Puttaswamy, K., Loh, G.H.: Implementing Caches in a 3-D technology for High Performance Processors. In: ICCD, pp. 525–532 (2005)
Das, S., Chandrakasan, A., Reif, R.: Three Dimensional Integrated Circuits: Performance, Design, Methodology and CAD tools. In: ISVLSI, pp. 13–18 (2003)
Souri, S.J., Banerjee, K., Mehrotra, A., Saraswat, K.C.: Multiple Si Layer ICs: Motivation, Performance Analysis and Design Implications. In: DAC, pp. 213–220 (2000)
Zhang, R., Roy, K., Koh, C.K., Janes, D.B.: Power Trends and Performance Characterization of 3-Dimensional Integration for Future Technology Generation. In: ISQED, pp. 217–222 (2001)
Xie, Y., Loh, G.H., Black, B., Bernstein, K.: Design Space Exploration for 3D Architectures. ACM Journal on Emerging Technologies in Computing Systems 2, 65–103 (2006)
Li, F., Nicopoulis, C., Richardson, T., Xie, Y., Krishnan, V., Kandemir, M.: Design and Management of 3D Chip Multiprocessors Using Network-in-Memory. In: ISCA, pp. 130–141 (2006)
Wang, H.S., Zhu, X., Peh, L.S., Malik, S.: Orion: A Power-Performance Simulator for Interconnection Networks. In: MICRO, pp. 294–305 (2002)
Wang, H.: A Detailed Architectural Level Power Model for Router Buffers, Crossbars and Arbiters. Technical Report, Princeton University (2003)
Chen, X., Peh, L.S.: Leakage Power Modeling and Optimization in Interconnection Networks. In: ISLPED, pp. 90–95 (2003)
Shang, L.: PoPNet Simulator (2007), http://www.ee.princeton.edu/~lshang/popnet.html
Kreutz, M., Marcon, C., Carro, L., Calazans, N., Susin, A.A.: Energy and Latency Evaluation of NOC Topologies. In: ISCAS, pp. 5866–5869 (2005)
Wolkotte, P.T., Smit, G.J.M., Kavaldjiev, N., Becker, J.E.: Energy Model of Networks-on-Chip and a Bus. In: SoC, pp. 82–85 (2005)
Banerjee, N., Vellanki, P., Chatha, K.S.: A Power and Performance Model for Network-on-Chip Architectures. In: DATE, pp. 1250–1255 (2004)
Author information
Authors and Affiliations
Editor information
Rights and permissions
Copyright information
© 2007 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Sharifi, A., Sarbazi-Azad, H. (2007). Power Consumption and Performance Analysis of 3D NoCs. In: Choi, L., Paek, Y., Cho, S. (eds) Advances in Computer Systems Architecture. ACSAC 2007. Lecture Notes in Computer Science, vol 4697. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-540-74309-5_21
Download citation
DOI: https://doi.org/10.1007/978-3-540-74309-5_21
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-540-74308-8
Online ISBN: 978-3-540-74309-5
eBook Packages: Computer ScienceComputer Science (R0)