Abstract
SRAM-based FPGAs are attractive to critical applications due to their reconfiguration capability, which allows the design to be adapted on the field under different upset rate environments. High level Synthesis (HLS) is a powerful method to explore different design architectures in FPGAs. In this paper, we analyze four different design architectures implemented in a 28 nm SRAM-based FPGA under fault injection to analyze the probability of errors of them. We compare the information of essential bits provided by Xilinx with the susceptible bits obtained by fault injection. The dynamic cross section, soft error rate and mean work between failures are calculated based on the experimental results. There is a trade-off in the number of errors classified as silent data corruption and timeout errors according to the architecture and DSP blocks usage. The proposed characterization method can be used to guide designers to select the most efficient architecture concerning the susceptibility to upsets and performance efficiency.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Similar content being viewed by others
References
Wang, F., Agrawal, V.D.: Single event upset: an embedded tutorial. In: 21st International Conference on VLSI Design, pp. 429–434 (2008)
Skalicky, S., Wood, C., Lukowiak, M., Ryan, M.: High level synthesis: where are we? a case study on matrix multiplication. In: 2013 International Conference on Reconfigurable Computing and FPGAs, pp. 1–7 (2013)
Windh, S., Xiaoyin, M., Halstead, R.J., Budhkar, P., Luna, Z., Hussaini, O., Naijar, W.A.: High-Level language tools for reconfigurable computing. Proc. IEEE 103(3), 390–408 (2015)
Xilinx Inc. 7 series FPGAs configuration - user guide, UG470 (v1.10) (2015)
Xilinx Inc. Soft error mitigation using prioritized essential bits, XAPP538 (v1.0) (2012)
Rech, P., Pilla, L.L., Navaux, P.O.A., Carro, L.: Impact of GPUs parallelism management on safety-critical and HPC applications reliability. In: 44th Annual IEEE/IFIP International Conference on Dependable Systems and Networks, pp. 455–466 (2014)
Xilinx Inc. Device reliability report, UG116 (v9.4) (2015)
Velazco, R., Foucard, G., Peronnard, P.: Combining results of accelerated radiation tests and fault injections to predict the error rate of an application implemented in SRAM-based FPGAs. IEEE Trans. Nucl. Sci. 57(6), 3500–3505 (2010)
Tarrillo, J., Tonfat, J., Tambara, L., Kastensmidt, F., Reis, R.: Multiple fault injection platform for SRAM-based FPGA based on ground-level radiation experiments. In: 16th IEEE Latin American Test Symposium, pp. 1–6 (2015)
JEDEC (2006). Measurement and reporting of alpha particle and terrestrial cosmic ray-induced soft errors in semiconductor devices JEDEC standard [Online]. http://www.jedec.org/sites/default/files/docs/jesd89a.pdf
Tambara, L.A., Rech, P., Chielle, E., Tonfat, J., Kastensmidt, F.L.: Analyzing the failure impact of using hard- and soft-cores in all programmable SoC under neutron-induced upsets. In: 2015 European Conference on Radiation and Its Effects on Components and Systems (2015)
Author information
Authors and Affiliations
Corresponding author
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2016 Springer International Publishing Switzerland
About this paper
Cite this paper
Tonfat, J., Tambara, L., Santos, A., Kastensmidt, F. (2016). Method to Analyze the Susceptibility of HLS Designs in SRAM-Based FPGAs Under Soft Errors. In: Bonato, V., Bouganis, C., Gorgon, M. (eds) Applied Reconfigurable Computing. ARC 2016. Lecture Notes in Computer Science(), vol 9625. Springer, Cham. https://doi.org/10.1007/978-3-319-30481-6_11
Download citation
DOI: https://doi.org/10.1007/978-3-319-30481-6_11
Published:
Publisher Name: Springer, Cham
Print ISBN: 978-3-319-30480-9
Online ISBN: 978-3-319-30481-6
eBook Packages: Computer ScienceComputer Science (R0)