Abstract
The image processing nowadays is a field in development, many image filtering algorithms are tested every day; however, the main hurdles to overcome are the difficulty of implementation or the time response in a general purpose processors. When the amount of data is too big, a specific hardware accelerator is required because a software implementation or a generic processor is not fast enough to respond in real time. In this paper optimal hardware implementation is proposed for extracting edges and noise reduction of an image in real time. Furthermore, the hardware configuration is flexible with the ability to select between power and area optimization or speed and performance. The results of algorithms implementation are reported.
Chapter PDF
Similar content being viewed by others
Keywords
References
Daza, S.M., Vega, F., Matos, L., Moreno, C.T., Diaz, M.L., Daza, Y.M.: Image encryption based on convolution operation in the gyrator transform domain. In: IECON 2012 - 38th Annual Conference on IEEE Industrial Electronics Society, pp. 1527–1529 (2012)
Zhu, X., Li, X.: Image kernel for recognition. In: 9th International Conference on Signal Processing, ICSP 2008, pp. 1620–1624 (2008)
Li, B., Hu, J.: Design and Implementation of Image Effects Based on Convolution Algorithm. In: 2013 Fifth International Conference on Computational and Information Sciences (ICCIS), pp. 144–147 (2013)
Chan, S.H.: Constructing a sparse convolution matrix for shift varying image restoration problems. In: 2010 17th IEEE International Conference on Image Processing (ICIP), pp. 3601–3604 (2010)
Odone, F., Barla, A., Verri, A.: Building kernels from binary strings for image matching. IEEE Transactions on Image Processing 14, 169–180 (2005)
Carlo, S.D., Gambardella, G., Indaco, M., Rolfo, D., Tiotto, G., Prinetto, P.: An area-efficient 2-D convolution implementation on FPGA for space applications. In: 2011 IEEE 6th International Design and Test Workshop (IDT), pp. 88–92 (2011)
Mori, J.Y., Llanos, C.H., Berger, P.A.: Kernel analysis for architecture design trade off in convolution-based image filtering. In: 2012 25th Symposium on Integrated Circuits and Systems Design (SBCCI), pp. 1–6 (2012)
Hartung, S., Shukla, H., Miller, J.P., Pennypacker, C.: GPU acceleration of image convolution using spatially-varying kernel. In: 2012 19th IEEE International Conference on Image Processing (ICIP), pp. 1685–1688 (2012)
Russo, L.M., Pedrino, E.C., Kato, E., Roda, V.O.: Image convolution processing: A GPU versus FPGA comparison. In: 2012 VIII Southern Conference on Programmable Logic (SPL), pp. 1–6 (2012)
Ketan, T., Au, O.C., Yuanfang, G., Jiahao, P., Jiali, L., Lu, F.: Arbitrary factor image interpolation by convolution kernel constrained 2-D autoregressive modeling. In: 2013 20th IEEE International Conference on Image Processing (ICIP), pp. 996–1000 (2013)
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2014 Springer International Publishing Switzerland
About this paper
Cite this paper
Ortega-Cisneros, S., Carrazco-Díaz, M.A., Pedroza de-la-Crúz, A., Raygoza-Panduro, J.J., Sandoval-Ibarra, F., Rivera-Domínguez, J. (2014). Real Time Hardware Accelerator for Image Filtering. In: Bayro-Corrochano, E., Hancock, E. (eds) Progress in Pattern Recognition, Image Analysis, Computer Vision, and Applications. CIARP 2014. Lecture Notes in Computer Science, vol 8827. Springer, Cham. https://doi.org/10.1007/978-3-319-12568-8_10
Download citation
DOI: https://doi.org/10.1007/978-3-319-12568-8_10
Publisher Name: Springer, Cham
Print ISBN: 978-3-319-12567-1
Online ISBN: 978-3-319-12568-8
eBook Packages: Computer ScienceComputer Science (R0)