Abstract
Parallel computing and many-core Network-on-Chip (NoC) technology are increasingly popular to accelerate performance. One way to accomplish this is by simultaneously deploying multiple applications on the NoC. Applications are deployed in NoCs using application mapping, which is considered a critical design process due to its NP-hard nature. The application mapping problem has been addressed in many ways. However, most of the efforts have focused on single application mapping, and only a few multi-application mapping approaches have been developed. This work proposes a multi-application mapping approach based on Artificial Neural Networks (ANN) for mesh NoC. In order to evaluate the mapping strategy, communication costs and CPU run-time are taken into account. Our approach is able to reduce communication costs by 80% or more than the communication cost reported in the literature.The proposed approach results demonstrated that the proposed approach could solve application mapping problems without high complexity or computational cost. In future works, the proposed approach will be integrated with a reconfigurable approach for solving multi-application problems with better performance parameters.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Similar content being viewed by others
References
Abdolrasol, M., et al.: Artificial neural networks based optimization techniques: a review. Electronics 10, 2689 (2021). https://doi.org/10.3390/electronics10212689
Alaloul, W.S., Qureshi, A.H.: Data processing using artificial neural networks. In: Harkut, D.G. (ed.) Dynamic Data Assimilation, chap. 6. IntechOpen, Rijeka (2020). https://doi.org/10.5772/intechopen.91935. https://doi.org/10.5772/intechopen.91935
Amin, W., et al.: Performance evaluation of application mapping approaches for network-on-chip designs. IEEE Access 8, 63607–63631 (2020). https://doi.org/10.1109/ACCESS.2020.2982675
Benini, L., Bertozzi, D.: Network-on-chip architectures and design methods. computers and digital techniques. In: IEEE Proceedings, vol. 152, pp. 261–272 (2005). https://doi.org/10.1049/ip-cdt:20045100
Choudhary, S.J.J., Cenkeramaddi, L.R.: Raman: reinforcement learning inspired algorithm for mapping applications onto mesh network-on-chip. In: 2021 ACM/IEEE International Workshop on System Level Interconnect Prediction (SLIP), pp. 52–58 (2021). https://doi.org/10.1109/SLIP52707.2021.00019
Dick, R., Rhodes, D., Wolf, W.: TGFF: task graphs for free. In: Proceedings of the Sixth International Workshop on Hardware/Software Codesign. (CODES/CASHE1998), pp. 97–101 (1998). https://doi.org/10.1109/HSC.1998.666245
Farias, M., Barros, E., Araújo, A.: An approach for multi-task and multi-application mapping onto NoC-based MPSoC. In: 2014 IEEE 57th International Midwest Symposium on Circuits and Systems (MWSCAS), pp. 205–208 (2014). https://doi.org/10.1109/MWSCAS.2014.6908388
Ge, F., Cui, C., Zhou, F., Wu, N.: A multi-phase based multi-application mapping approach for many-core networks-on-chip. Micromachines 12(6), 613 (2021). https://doi.org/10.3390/mi12060613, https://www.mdpi.com/2072-666X/12/6/613
Sharma, A., Chattopadhyay, S.: Multi-application network-on-chip design using global mapping and local reconfiguration. ACM Trans. Reconfig. Technol. Syst. 7(2), 1–24 (2014). https://doi.org/10.1145/2556944
Joyce, J.: Kullback-Leibler Divergence, pp. 720–722 (2011). https://doi.org/10.1007/978-3-642-04898-2_327
Khalili, F., Zarandi, H.R.: A reliability-aware multi-application mapping technique in networks-on-chip. In: 2013 21st Euromicro International Conference on Parallel, Distributed, and Network-Based Processing, pp. 478–485 (2013). https://doi.org/10.1109/PDP.2013.77
Sepúlveda, M.J., Chau, W.J., Gogniat, G., Strum, M.: A multi-objective adaptive immune algorithm for multi-application NoC mapping. Analog Integr. Circ. Sig. Process 73(3), 851–860 (2012). https://doi.org/10.1007/s10470-012-9869-9
Sepúlveda, J., Strum, M., Chau, W.J., Gogniat, G.: A multi-objective approach for multi-application NoC mapping. In: 2011 IEEE Second Latin American Symposium on Circuits and Systems (LASCAS), pp. 1–4 (2011). https://doi.org/10.1109/LASCAS.2011.5750275
Soumya, J., Babu, K.N., Chattopadhyay, S.: Multi-application mapping onto a switch-based reconfigurable network-on-chip architecture. J. Circuits Syst. Comput. 26(11), 1750174 (2017). https://doi.org/10.1142/S0218126617501742
Tosun, S., Ozturk, O., Ozkan, E., Ozen, M.: Application mapping algorithms for mesh-based network-on-chip architectures. J. Supercomput. 71(3), 995–1017 (2014). https://doi.org/10.1007/s11227-014-1348-x
Tsai, W.C., Lan, Y.C., Hu, Y.H., Chen, S.J.: Networks on chips: structure and design methodologies. J. Electr. Comput. Eng. 2012, 509465 (2011). https://doi.org/10.1155/2012/509465
Yang, B., Xu, T., Säntti, T., Plosila, J.: Tree-model based mapping for energy-efficient and low-latency network-on-chip, pp. 189–192 (2010). https://doi.org/10.1109/DDECS.2010.5491789
Zhu, G., Wang, Y.: A multi-application mapping case study for NoC-based MPSoCs, pp. 1–6 (2013). https://doi.org/10.1109/ICSPCC.2013.6664092
Acknowledgements
Authors thank the Center for Development of Advanced Computing, India for their support and encouragement in doing this work.
Author information
Authors and Affiliations
Corresponding author
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2022 The Author(s), under exclusive license to Springer Nature Switzerland AG
About this paper
Cite this paper
Choudhary, J., Bindal, V., Soumya, J. (2022). MANA:Multi-Application Mapping onto Mesh Network-on-Chip using ANN. In: Shah, A.P., Dasgupta, S., Darji, A., Tudu, J. (eds) VLSI Design and Test. VDAT 2022. Communications in Computer and Information Science, vol 1687. Springer, Cham. https://doi.org/10.1007/978-3-031-21514-8_24
Download citation
DOI: https://doi.org/10.1007/978-3-031-21514-8_24
Published:
Publisher Name: Springer, Cham
Print ISBN: 978-3-031-21513-1
Online ISBN: 978-3-031-21514-8
eBook Packages: Computer ScienceComputer Science (R0)