Abstract
Arithmetic Logic Unit (ALU) are main constructing block of several digital computation systems like digital calculator, mobile phone, high computational computer, Digital signal processors etc. In current scenario electronic market as technology is raising every day, Fast rising technologies with handy devices demands for low power VLSI design. Ultimatum design with less delay, low power and low area is increasing. Reversible logic gates are suitable to minimize the power dissipation in the circuit, designed reversible logic is suitable. ALU design is intended with both reversible logic gates and irreversible logic gates to reduce dissipation, switching power and delay. The proposed type of design are said to be Hybrid ALU architecture. In arithmetical adder, time taken to propagate carry are minimized by using KSA and CSA, BEC is used to minimize area instead of Ripple Carry Adder. Adder design are utilized to add partial products in Vedic-multiplier, which minimizes delay in digital multiplier.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Similar content being viewed by others
References
Nautiyal, P., Madduri, P., Negi, S.: Implementation of an ALU using modified carry select adder for low power and area-efficient applications. In: 2015 International Conference on Computer and Computational Sciences (ICCCS), pp. 22–25. IEEE (2015)
Sudeep, M., Vucha, M., et al.: Design and FPGA implementation of high speed vedic multiplier. Int. J. Comput. Appl. 90(16) (2014)
Shirol, S., Ramakrishna, S., Shettar, R.: A novel design and implementation of 32-bit hybrid ALU. In: Second International Research Symposium on Computing and Network Sustainability (IRSCNS 2018) (2018)
Swamynathan, S., Banumathi, V.: Design and analysis of FPGA based 32 bit ALU using reversible gates. In: 2017 IEEE International Conference on Electrical, Instrumentation and Communication Engineering (ICEICE), pp. 1–4. IEEE (2017)
Gokhale, G., Gokhale, S.: Design of area and delay efficient vedic multiplier using carry select adder. In: 2015 International Conference on Information Processing (ICIP), pp. 295–300. IEEE (2015)
Elangadi, S., Shirol, S.: Design and characterization of high speed carry select adder. Int. J. Ethics Eng. Manag. Educ. 1(6), 35–40 July 2014
Banerjee, A., Das, D.K.: A new ALU architecture design using reversible logic. In: 2016 Sixth International Symposium on Embedded Computing and System Design (ISED), pp. 187–191. IEEE (2016)
Pattnaik, S.K., Nanda, U., Nayak, D., Mohapatra, S.R., Nayak, A.B., Mallick, A.: Design and implementation of different types of full adders in ALU and leakage minimization. In: 2017 International Conference on Trends in Electronics and Informatics (ICEI), pp. 924–927. IEEE (2017)
Shirol, S., Ramakrishna, S., Shettar, R.: Design and implementation of adders and multiplier in FPGA using Chipscope: a performance improvement. In: Information and Communication Technology for Competitive Strategies. Lecture Notes in Networks and Systems. https://doi.org/10.1007/978-981-13-0586-3_2
Saha, P., Banerjee, A., Bhattacharyya, P., Dandapat, A.: High speed ASIC design of complex multiplier using vedic mathematics. IEEE (2011)
Ramkumar, B., Kittur, H.M.: Low-power and area-efficient carry select adder. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 20(2), 371–375 February 2012
Jais, A., Palsodkar, P.: SM-IEEE: Design and Implementation of 64 Bit Multiplier using Vedic Algorithm, 6–8 April 2016. IEEE (2016)
Kandasamy, N., Telagam, N., Devisupraja, C.: Design of a low-power ALU and synchronous counter using clock gating technique. In: Saeed, K., Chaki, N., Pati, B., Bakshi, S., Mohapatra, D. (eds.) Progress in Advanced Computing and Intelligent Engineering. Advances in Intelligent Systems and Computing, vol. 564. Springer, Singapore (2018)
Author information
Authors and Affiliations
Corresponding author
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2020 Springer Nature Switzerland AG
About this paper
Cite this paper
Shirol, S.B., Ramakrishna, S., Shettar, R.B. (2020). A Novel Design and Implementation of 8-Bit and 16-Bit Hybrid ALU. In: Abraham, A., Cherukuri, A.K., Melin, P., Gandhi, N. (eds) Intelligent Systems Design and Applications. ISDA 2018 2018. Advances in Intelligent Systems and Computing, vol 940. Springer, Cham. https://doi.org/10.1007/978-3-030-16657-1_4
Download citation
DOI: https://doi.org/10.1007/978-3-030-16657-1_4
Published:
Publisher Name: Springer, Cham
Print ISBN: 978-3-030-16656-4
Online ISBN: 978-3-030-16657-1
eBook Packages: Intelligent Technologies and RoboticsIntelligent Technologies and Robotics (R0)