Abstract
This paper presents a new pipeline architecture which should improve both the number of Cycles Per Instruction (CPI) and the cycle width. The pipe stage critical path, imposed by the 64 bits integer unit, has been cut in half by data slicing and pipelining the Arithmetic and Logic Unit (ALU). Moreover, because this proposed pipeline stages division should impose a very long latency for CPU external accesses, a multithreading structure has been included. Up to four threads may be simultaneously run with a no delay context switch. Thus, multithreading is mainly used as a latency hiding technique for external accesses and internal dependencies. In order to estimate the real benefit of the construct, a simulator has been built. Simulation results show the impact of pipeline improvements without multithreading (between 24% and 32% according to cache size) and with it (from 56% to 65% with four threads and same caches).
This is a preview of subscription content, log in via an institution to check access.
Preview
Unable to display preview. Download preview PDF.
Similar content being viewed by others
References
A. Agarwal, B.H. Lim, D. Kranz and J. Kubiatowicz: APRIL a processor architecture for multiprocessing. Proceedings of the 17th AISCA, 1990
A. Agarwal, J. Kubiatowicz, B Kranz, B.H. Lim, D. Yeung, G. D'Souza, M. Parkin: SPARCLE: an evolutionary processor design for large scale multiprocessor. IEEE Micro, June 1993
A. Bashteen, I. Lui, J. Mullan: A superpipeline approach to the MIPS architecture. IEEE, 1991
Digital Equipment Corporation: Alpha architecture reference manual. DEC, 1992
B. Goossens and M. Akil: MT a multithreaded 64 bits RISC CPU. Proceedings of PaCT-93, Obninsk 1993
B. Goossens and D.T. Vu: Data slicing arithmetic operators. Real numbers and computers, St. Etienne, april 1995
R.H. Halstead and T. Fujita: MASA, a multithreaded processor architecture for parallel symbolic computing. Proceedings of the 15th AISCA, 1988
J.L. Hennessy, N. Jouppi, F. Baskett, A. Strong, T. Gross, C. Rewen and J. Gill: The MIPS machine. Proceedings of COMPCON, feb. 1982
J.L. Hennessy and D.A. Patterson: Computer architecture. A quantitative approach. Morgan Kaufmann, 1990
N.P. Jouppi, D.W. Wall: Available instruction level parallelism for superscalar and superpipelined machines. Proceedings of the 3rd ASPLOS, april 1989
G. Kane: MIPS R2000 RISC architecture. Prentice Hall, 1986
N. Namjero, A. Agarwal: Implementing SPARC: A high performance 32 bits RISC microprocessor. SUN microsystems, 1988
D.A. Patterson, C.H. Sequin: RISC-I: a reduced instruction set VLSI computer. Proceedings of the 8th AISCA, 1981
B.J. Smith: Architecture and applications of the HEP multiprocessor computer system. SPIE proceedings, 1981
Author information
Authors and Affiliations
Editor information
Rights and permissions
Copyright information
© 1995 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Goossens, B., Vu, D.T. (1995). Further pipelining and multithreading to improve RISC processor speed. A proposed architecture and simulation results. In: Malyshkin, V. (eds) Parallel Computing Technologies. PaCT 1995. Lecture Notes in Computer Science, vol 964. Springer, Berlin, Heidelberg. https://doi.org/10.1007/3-540-60222-4_123
Download citation
DOI: https://doi.org/10.1007/3-540-60222-4_123
Published:
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-540-60222-4
Online ISBN: 978-3-540-44754-2
eBook Packages: Springer Book Archive