Some synthesis aspects for data parallel programming

1. Allen J.R., Kennedy K. (1984). Automatic Loop Interchange. ACM SIGPLAN'84 Symp. on Compiler Construction., SIGPLAN Notices, 19–6, 233–246.

   Google Scholar 

2. Banerjee U. et al. (1993). Automatic Program Parallelization. Proc. of the IEEE, 81–2, 211–243.

   Google Scholar 

3. Clauss P., Mongenet C., Perrin G.R. (1992). Calculus of Space-Optimal Mappings of Systolic Algorithms on Processors Arrays. J. of VLSI Signal Proc, 4, 27–36.

   Google Scholar 

4. Darte A., Robert Y. (1992). Scheduling Uniform Loop Nests. Research report 92-10, Laboratoire de l'Informatique du Parallelisme, ENS Lyon.

   Google Scholar 

5. Draft, High Performance Fortran Language Specification. High Performance Fortran Forum, January 1993.

   Google Scholar 

6. Lamport L. (1974). The parallel execution of DO loops. Com. ACM, 17–2, 83–93.

   Google Scholar 

7. Moldovan D.I. (1983). On the Design of Algorithms for VLSI Systolic Arrays. Procedings of IEEE, 71–1, 113–120.

   Google Scholar 

8. Mongenet C. (1985). Une Méthode de Conception d'Algorithmes Systoliques, Résultats Théoriques et réalisation. PhD. Thesis, INPL, Nancy.

   Google Scholar 

9. Mongenet C. (1993). Data compiling for systems of recurrence equations. Dagsthul Seminar 9325 on Parallelization Techniques for Uniform Algorithms.

   Google Scholar 

10. Mongenet C., Clauss Ph., Perrin G.R. (1991). Geometrical Coding to Compile Affine Recurrence Equations on Regular Arrays. Int. Parallel Processing Symposium, IEEE, Anaheim, CA, USA.

    Google Scholar 

11. Quinton P. (1984). Automatic Synthesis of Systolic Arrays from Uniform Recurrence Equations. 11th Int. Symp. on Computer Architecture, Ann Arbor, MI, USA, IEEE Computer Society, 208–214.

    Google Scholar 

Download references