Partial Evaluation of Hardware

1. T. Kean, B. New, B. Slous. A Multiplier for the XC6200. Sixth International Workshop on Field Programmable Logic and Applications. Darmstadt, 1996.

   Google Scholar 

2. H. T. Kung. Why Systolic Architectures. IEEE Computers. January 1982.

   Google Scholar 

3. National Bureau of Standards. Data Encryption Standard (DES), Technical Report, National Bureau of Standards (USA), Federal Information Processing Standards, Publication 46, National Technical Information Services, Springfield, Virginia, April 1997.

   Google Scholar 

4. N. D. Jones, C. K. Gomard, and P. Sestoft, Partial Evaluation and Automatic Program Generation, Prentice-Hall, 1993.

   Google Scholar 

5. Jason Leonard and William H. Mangione-Smith. A Case Study of Partially Evaluated Hardware Circuits: Key-Specific DES. FPL’97. 1997.

   Google Scholar 

6. M. Sheeran, G. Jones. Circuit Design in Ruby. Formal Methods for VLSI Design, J. Stanstrup, North Holland, 1992.

   MATH  Google Scholar 

7. Satnam Singh and Pierre Bellec. Virtual Hardware for Graphics Applications using FPGAs. FCCM’94. IEEE Computer Society, 1994.

   Google Scholar 

8. Satnam Singh. Architectural Descriptions for FPGA Circuits. FCCM’95. IEEE Computer Society. 1995.

   Google Scholar 

9. Michael J. Wirthlin and Brad L. Hutchings. Improving Functional Density Through Run-Time Constant Propagation. FPGA’97. 1997.

   Google Scholar 

10. Xilinx. XC6200 FPGA Family Data Sheet. Xilinx Inc. 1995.

    Google Scholar 

Download references