Abstract
We present some aspects regarding modelling of floating-gate UV-programmable (FGUVMOS) circuits when used as linear threshold elements, with a simple building block used for generation of Boolean functions as an example. Some comparisons with other floating gate and standard cell CMOS implementations are also done. A new FULLADDER structure containing only eight transistors is demonstrated by SPICE simulations, using a power supply voltage of 0.8 V. We argue that the floating-gate linear threshold elements have a significant ultra low-power potential and may allow very simple circuitry, provided that the technology can prove to reach adequate maturity.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
Similar content being viewed by others
References
Shibata, T., Ohmi, T. An Intelligent MOS Transistor Featuring Gate-Level Weighted Sum and Threshold Operations Technical Digest, International Electron Devices Meeting. (1991)
Hasler, P., Lande, T. S. Overview of Floating-Gate Devices, Circuits, and Systems IEEE Transactions on Circuits and Systems II: analog and digital signal processing, special issue on floating-gate devices, circuits, and systems. (2001)
Austria Mikro Systeme International AG 0.6 um CMOS CUP Process Parameters Document No. 9933011, Rev. B, October 1998.
Berg, Y., Wisland, D. T., Lande, T.S.: Ultra Low-voltage/Low-Power Digital Floating-Gate Circuits. IEEE Transactions on Circuits and Systems II. (1999)
Aunet, S., Berg, Y., Sæther, T. Floating-Gate Low-Voltage/Low-Power Linear Threshold Element for Neural Computation. Proceedings of the 2001 IEEE International Symposium on Circuits and Systems. (2001) 528–531
Aunet, S. Real-time reconfigurable devices implemented in UV-light programmable floating-gate CMOS Dissertation for the degree of doktor ingenior, Norwegian University of Science and Technology. (2002) ISBN 82-471-5447-1.
Berg, Y., Lande, T. S., Næss, S. Low-Voltage Floating-Gate Current Mirrors Proceedings of the the Tenth Annual IEEE International ASIC Conference and Exhibit. (1997)
Andreou, A. G., Boahen, K. A., Pouliquen, P. O., Pavasovic, A., Jenkins, R. E. Current-Mode Subthreshold MOS Circuits for Analog VLSI Neural Systems. IEEE Transactions on Neural Networks. (1991)
Aunet, S., Berg, Y., Tjore, O., Næss, Ø., Sæther, T. Four-MOSFET Floating-Gate UV-Programmable Elements for Multifunction Binary Logic Proceedings of the 5th World Multiconference on Systemics, Cybernetics and Informatics. (2001)
Shams, A. M., Bayoumi, M. Performance Evaluation of 1-bit CMOS Adder Cells. Proceedings of the 1999 IEEE International Symposium on Circuits and Systems. (1999)
Shams, A., Bayoumi, M. A Framework for Fair Performance Evaluation of 1-bit CMOS Adder Cells. Proceedings of the 42nd Midwest Symposium on Circuits and Systems. (2000)
Rabaey, J., Pedram, M., Landman, P. Low Power Design Methodologies. in J. Rabaey, M. Pedram (editors), Low Power Design Methodologies, Kluwer Academic Publishers. (1997).
Soeleman, H., Roy, K., Paul, B. C. Robust Subthreshold Logic for Ultra-Low Power Operation. IEEE Transactions on Very Large Scale Integration Systems. (2001)
Beiu, V., Makaruk, H. E. Deeper sparser nets can be optimal Neural Proc. Lett.(1998)
Beiu, V., Quintana, J. M., Avedillo, M. J.: VLSI Implementations of Threshold Logic: A Comprehensive Survey. to appear in IEEE Transactions on Neural Networks—Special Issue on Hardware Implementations, to be published
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2003 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Aunet, S., Berg, Y. (2003). UV-programmable Floating-Gate CMOS Linear Threshold Element ”P1N3”. In: Mira, J., Álvarez, J.R. (eds) Artificial Neural Nets Problem Solving Methods. IWANN 2003. Lecture Notes in Computer Science, vol 2687. Springer, Berlin, Heidelberg. https://doi.org/10.1007/3-540-44869-1_8
Download citation
DOI: https://doi.org/10.1007/3-540-44869-1_8
Published:
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-540-40211-4
Online ISBN: 978-3-540-44869-3
eBook Packages: Springer Book Archive