The architecture of DOOM

1. Pierre America: Rationale for the design of POOL, Doc. No. 53, ESPRIT Project 415A, Philips Research Laboratories, Eindhoven, the Netherlands, 1985.

   Google Scholar 

2. Bruce W. Arden and Hikyu Lee: Analysis of a Chordal Ring Network, IEEE Transactions on computers, Volume c-30, Number 4, April 1981.

   Google Scholar 

3. G.F.M. Beenker: Homogeneous networks for parallel computer systems, Philips Research Laboratories internal report, NR. 6103, June 1986.

   Google Scholar 

4. J.C.Bermond,J.Bond,M.Paoli, C.Peyrot: Graphs and Interconnection Networks: Diameter and Vulnerability, in Surveys in Combinatorics, London Math.Soc. Lecture Notes 82, Cambridge University Press, Cambridge 1983, pp. 1–30.

   Google Scholar 

5. Laxmi N. Bhuyan and Dharma P. Agrawal: Generalized Hypercube and Hyperbus Structures for a Computer Network, IEEE Transactions on computers, Volume c-33, Number 4, April 1984.

   Google Scholar 

6. K.W. Cattermole, J.P. Summer: Communication networks based on the product graph, Proc. IEE, Vol 124, NO. 1, January 1977.

   Google Scholar 

7. Pierre America: Definition of the programming language POOL-T, Doc. No. 91, ESPRIT Project 415A, Philips Research Laboratories, Eindhoven, the Netherlands, 1986.

   Google Scholar 

8. A. Augusteijn: POOL-T user manual, Doc. No. 104, ESPRIT Project 415A, Philips Research Laboratories, Eindhoven, the Netherlands, 1985.

   Google Scholar 

9. Tse-Yun Feng: A survey of Interconnection Networks, Computer, Volume 14, Number 12, December 1981, pp 12–27.

   Google Scholar 

10. Flynn, M.J., A. Podrin, and K. Shimizer: A Multiple instruction Stream with Shared Resources L.C. Hobbs (ed.), Parallel Processor System Technologies and Applications, Spartan Books, Washington, D.C.,1970, pp. 251–286.

    Google Scholar 

11. F. Harary: Graph Theory, Addison-Wesley Publishing Company, Reading, third printing, 1972.

    Google Scholar 

12. John Hennessy, Norman Jouppi, Forest Baskett, Thomas Gross, John Gill: Hardware/software tradeoffs for increased performance, Computer Architecture News, Vol. 10, no. 2, pp. 2–11, March 1982.

    Google Scholar 

13. Katevenis, M.G.H.: Reduced Instruction Set Computer Architectures for VLSI, The MIT Press, Cambridge, Massachusetts, 1983.

    Google Scholar 

14. S.P.J. Landsbergen: Isomorphic grammars and their use in the Rosetta translation system, Philips manuscript 12.950.

    Google Scholar 

15. C.R.Lang,Jr.: The Extension of Object-Oriented Languages to a Homogeneous, Concurrent Architecture, Ph.D.Thesis, California Institute of Technology, 1982.

    Google Scholar 

16. Alain J.Martin: The Torus: an exercise in constructing a processing surface, Proceedings of the second Caltech Conference on VLSI, January 1981.

    Google Scholar 

17. P.Mehring, E.Aposporides: A multilevel simulator for VLSI, this volume

    Google Scholar 

18. Eddy A.M. Odijk, The Philips Object-Oriented Parallel Computer, In: J.V.Woods (ed.): Fifth Generation Computer Architecture (IFIP TC-10), North Holland, 1985

    Google Scholar 

19. C.L. Seitz: The Cosmic Cube, Caltech University of Technology., Communications of the ACM., Volume 28, Number 1, 1985.

    Google Scholar 

20. C.H.Sequin: Double twisted torus networks for VLSI processor arrays, 8th annual Symposium on Computer Architecture, Minneapolis, May 1981, pp 471–550.

    Google Scholar 

21. Shar, L.E., and E.S. Davidson: A MultiminiProcessor System Implemented Through Pipelining, IEEE Computer, February 1974, pp. 42–51.

    Google Scholar 

22. Technical Annex for Esprit project 415, october 1984.

    Google Scholar 

23. Thornton, J.E.: Design of a Computer — The Control Data 6600, Scott, Forestman and Co., Glenview, 1970

    Google Scholar 

24. Larry D. Wittie: Communication Structures for large Networks of Microcomputers, IEEE Transactions on computers, Volume c-30, Number 4, April 1981.

    Google Scholar 

Download references