Abstract
At the low compression ratio, the EBCOT engine of the JPEG 2000 encoder does not have to process all input data to achieve an optimal codestream in the sense of the rate-distortion criteria. This property is exploited in the architecture presented in this paper to allow higher throughputs of the JPEG 2000 encoder. An impact of the code block size and the internal FIFO size on the resultant speed is considered. The architecture is described in VHDL and synthesized for commercial FPGA technology. Simulation results show that at low compression ratios and for FPGA Stratix II devices, the single engine can support HDTV standards.
Chapter PDF
Similar content being viewed by others
Keywords
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.
References
ISO/IEC 15444-1, Information technology - JPEG 2000 image coding system - Part I: Core Coding System (2000)
Taubman, D.S., Marcellin, M.W.: JPEG2000: Image Compression Fundamentals, Standard and Practice. Kluwer, Norwell (2002)
Hsiao, Y.-T., Lin, H.-D., Lee, K.-B., Jen, C.-W.: High Speed Memory Saving Architecture for the Embedded Block Coding in JPEG 2000 (2002)
Andra, K., Chakrabarti, C., Acharya, T.: A high performance JPEG2000 architecture. IEEE Trans. Circuits and Systems for Video Technology 13(3), 209–218 (2003)
Lian, C.-J., Chen, K.-F., Chen, H.-H., Chen, L.-G.: Analysis and architecture design of block-coding engine for EBCOT in JPEG 2000. IEEE Trans. Circuits and Systems for Video Technology 13(3), 219–230 (2003)
Li, Y., Aly, R.E., Wilson, B., Bayoumi, M.A.: Analysis and Enhancement for EBCOT in high speed JPEG 2000 Architectures. In: The 45th Midwest Symposium on Circuits and Systems, 2002, MWSCAS 2002, vol. 2 (2002)
Fang, H.-C., Wang, T.-C., Lian, C.-J., Chang, T.-H., Chen, L.-G.: High Speed Memory Efficient EBCOT Architecture for JPEG2000. In: Proceedings of the 2003 International Symposium on Circuits and Systems, vol. 2, pp. 736–739 (May 2003)
Pastuszak, G.: A High-Performance architecture for arithmetic Coder in JPEG2000. In: ICME 2004, Taipei, Taiwan (2004)
Chang, T.-H., Lian, C.-J., Chen, H.-H., Chang, J.-Y., Chen, L.-G.: Effective Hardware-Oriented Technique For The Rate Control Of JPEG2000 Encoding. In: International Symposium on Circuits and Systems ISCAS 2003, Bangkok, Thailand (2003)
Yu, W., Fritts, J., Fangting, S.: Efficient Rate Control for Motion JPEG2000. In: Data Compression Conference (DCC 2004), Snowbird, UT, USA (2004)
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2005 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Pastuszak, G. (2005). Efficient Hardware Architecture for EBCOT in JPEG 2000 Using a Feedback Loop from the Rate Controller to the Bit-Plane Coder. In: Roli, F., Vitulano, S. (eds) Image Analysis and Processing – ICIAP 2005. ICIAP 2005. Lecture Notes in Computer Science, vol 3617. Springer, Berlin, Heidelberg. https://doi.org/10.1007/11553595_74
Download citation
DOI: https://doi.org/10.1007/11553595_74
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-540-28869-5
Online ISBN: 978-3-540-31866-8
eBook Packages: Computer ScienceComputer Science (R0)