Abstract
In this paper we derive exemplarily a parallel processor array for algorithms of commonly used tomographic reconstruction methods by using the tools of the design system DESA. The algorithms represent a group of computationally intensive image processing algorithms requiring high throughput and real-time processing.
The design process is characterized by the consideration of hardware constraints and performance criteria. In particular, we determine one common parallel processor array for two different reconstruction techniques. Finally, the array is adapted to hardware constraints given by the target architecture which can be an application specific integrated circuit or a system of parallel digital signal processors.
The research was supported by the ”Deutsche Forschungsgemeinschaft“, in the project A1/SFB 358.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
Similar content being viewed by others
References
Baltus, D., Allen, J.: Efficient exploration of nonuniform space-time transformations for optimal systolic array aynthesis. In: Dadda, L., Wah, B. (eds.) Application Specific Array Processors, pp. 428–441 (1993)
Cormack, A.M.: Representation of a function by its line integrals, with some radiological applications. J. Appl. Phys. 34, 2722–2733 (1963)
Eckhardt, U., Merker, R.: Hierarchical algorithm partitioning at system level for an improved utilization of memory structures. IEEE Transactions on CAD 18(1), 14–24 (1999)
Fimmel, D., Merker, R.: Design of processor arrays for real-time applications. In: Pritchard, D., Reeve, J.S. (eds.) Euro-Par 1998. LNCS, vol. 1470, pp. 1018–1028. Springer, Heidelberg (1998)
Fimmel, D., Merker, R.: Determination of processor allocation in the design of processor arrays. Microprocessors and Microsystems 22(3-4), 149–155 (1998)
Gordon, R.: A tutorial on ART (algebraic reconstruction techniques). IEEE Trans. on Nucl. Sc. NS-21, 78–93 (1974)
Held, P., Dewilde, P., Deprettere, E.F., Willage, P.: Hifi: From parallel algorithm to fixed-size vlsi prozessor array. In: Cathoor, F., Svensson, L. (eds.) Application-Driven Architecture Synthesis, pp. 71–94. Kluwer Academic Publishers, Dordrecht (1993)
Hounsfield, G.: Computerized transverse axial scanning (tomography): part 1. description of system. Br. J. Radiol. 46, 1016–1022 (1973)
Wayne, K., Agi, I., Hurst, P.J.: An image processing IC for backprojection and spatial histogramming in a pipelined array. IEEE J. of Solid-State Circuits 28, 14–23 (1993)
Kak, A.C., Slaney, M.: Principles of Computerized Tomographic Imaging. IEEE Press, Los Alamitos (1988)
Karp, R.M., Miller, R.E., Winograd, S.: The organisation of computations for uniform recurrence equations. JACM 14(3), 563–590 (1967)
Kortke, M., Fimmel, D., Merker, R.: Parallelization of algorithms for a system of digital signal processors. In: EUROMICRO Workshop on Digital System Design 1999, Milan, pp. 46–50 (1999)
Lamport, L.: Parallel execution of do loops. Communication of ACM 2(17) (1974)
Leverge, H., Mauras, C., Quinton, P.: A language-oriented approach to the design of systolic chips. In: Deprettere, E.F., van der Veen, A.-J. (eds.) Algorithms and Parallel VLSI-Architectures, vol. A, pp. 309–327. Elsevier Science Publishers B.V., Amsterdam (1991)
Merker, R., Fimmel, D., Eckhardt, U., Schreiber, H.: A system for designing parallel processor arrays. In: Pichler, F., Moreno-Diaz, R. (eds.) EUROCAST 1997. LNCS, vol. 1333, pp. 3–12. Springer, Heidelberg (1997)
Quinton, P.: The systematic design of systolic arrays. Automata Networks in Computer Science, 229–260. Manchester University Press (1987)
Radon, J.: Über die Bestimmung von Funktionen durch ihre Integralwerte längs ge-wisser Mannigfaltigkeiten. Bericht der Sächsischen Akademie der Wissenschaften 69, 262–277 (1917)
Raman, P.V.R., Kriz, R.D. (Chair), Abbott, A.L.: Parallel implementation of the filtered back projection for tomographic imaging. Master’s thesis, Dept. Electrical Engineering, Virginia Polytechnic Institute and State University, Blacksburg, Virginia (January 1995)
Rao, S.K.: Regular Iterative Algorithms and their Implementations on Processor Arrays. PhD thesis, Stanford U. (1985)
Roychowdhury, V., Thiele, L., Rao, S.K., Kailath, T.: On the Localization of Algorithms for VLSI Processor Arrays. In: VLSI Signal Processing III, New York, pp. 459–470 (1989)
Teich, J.: A Compiler for Application-Specific Processor Arrays. PhD thesis, University of Saarland, Verlag Shaker, Aachen (1993)
Teich, J., Thiele, L.: Partitioning of processor arrays: a piecewise regular approach. INTEGRATION, the VLSI Journal 14(2), 297–332 (1993)
Texas Instruments. TMS320C4x User’s Guide (1991)
Thiele, L.: Compiler techniques for massive parallel architectures. In: Dewilde, P., Vandewalle, J. (eds.) Computer Systems and Software Engenieering, pp. 101–149. Kluwer Academic Publishers, Dordrecht (1992)
Thiele, L.: Resource constraint scheduling of uniform algorithms. In: Dadda, L., Wah, B. (eds.) Proc. Application-Specific Array Processors 1993, pp. 29–40 (1993)
Transtech Parallel Systems Ltd. VME TIM-40 Motherboard Manual, TDM407 User Guide, TDM442 Manual (1996)
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2000 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Schmitt, T., Fimmel, D., Kortke, M., Merker, R. (2000). Parallel Processor Array for Tomographic Reconstruction Algorithms. In: Kopacek, P., Moreno-Díaz, R., Pichler, F. (eds) Computer Aided Systems Theory - EUROCAST’99. EUROCAST 1999. Lecture Notes in Computer Science, vol 1798. Springer, Berlin, Heidelberg. https://doi.org/10.1007/10720123_12
Download citation
DOI: https://doi.org/10.1007/10720123_12
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-540-67822-9
Online ISBN: 978-3-540-44931-7
eBook Packages: Springer Book Archive