Abstract
Two different schemes to switch-off unused circuit blocks (ZigZag-cut-off scheme1 and n-/p-block MTCMOS cut-off scheme2,3,4,5,6 are examined in deep-submicron technologies by analytical investigation and simulation. The theoretical basis of the ZigZag-scheme is given and particular design constraints are discussed. It is shown that the power-saving benefits of the ZigZag-scheme are critically dependent on the gate-leakage, whereas n- or p-block switching keep their effectiveness. Finally it is derived that n-block switching tends to cause severe glitch activity during power-up process degrading both power-up-time and energy loss. The ZigZag-scheme however does not suffer from this effect. The advantages and drawbacks of the two schemes are compared depending on the available technology generation. Finally recent extensions to ZigZag are discussed.
Chapter PDF
Similar content being viewed by others
References
K-S. Min, H. Kawaguchi, T. Sakurai et al., Zigzag Super Cut-off CMOS Block Activation with Self-Adaptive Voltage Level Controller: An Alternative to Clock-Gating Scheme in Leakage Dominant Era, ISSCC 2003
R.K. Krishnamurthy, A. Alvandpour, S. Mathew, M. Anders, V. De, S. Borkar et al., High-performance, Low-power, and Leakage-tolerance Challenges for Sub-70nm Microprocessor Circuits”, ESSCIRC (2002)
S. Mutoh, T. Douseki, Y. Matsuya, T. Aoki, S. Shigematsu, J. Yamada et al., 1-V Power Supply High-Speed Digital Circuit Technology with Multithreshold-Voltage CMOS, JSSC, 30(8) (1995)
B. Calhoun, F. Honoré, A. Chandrakasan, A Leakage Reduction Methodology for Distributed MTCMOS, JSSC 39(5) (2004)
J. Tschanz, S. Narendra et al., Dynamic Sleep Transistor and Body Bias for Active Leakage Power Control of Microprocessors, JSSC 38(11) 1838–1845 (2003)
H. Kawaguchi, K. Nose, T. Sakurai, A Super Cut-Off (SCCMOS) Scheme for 0.5-V Supply Voltage with Picoampere Stand-By Current, JSSC 35(10) 1498–1501 (2000)
S.I.A., ITRS, International Technology Roadmap for Semiconductors, 2002
J. Kao, A. Chandrakasan, D. Antoniadis, Transistor Sizing Issues and Tool for Multi-Threshold CMOS Technology, DAC (1997)
St. Henzler, G. Georgakos, J. Berthold, D. Schmitt-Landsiedel, Two Level Compact Simulation Methodology For Timing Analysis Of Power-Switched Circuits, PATMOS 789–798, (2004).
W-C. Lee, C. Hu et al., Modeling CMOS Tunneling Currents Through Ultrathin Gate Oxide Due to Conduction-and Valence-Band Electron and Hole Tunneling, IEEE Transactions on Electron Devices, 48(7), (2001)
J.W. Fattaruso, Buss et al., Current Trends in analog Design, Short Course on System-on-a-Chip, ISSCC 2003
M. Drazdziulis, P. Larsson-Edefors et al., A Power Cut-Off Technique for Gate Leakage Suppression, ESSCIRC (2004)
St. Henzler, G. Georgakos, J. Berthold, D. Schmitt-Landsiedel, A Fast Power-Efficient Circuit-Block Switch-Off Scheme, IEE Electronics Letters, 40(2) 103–104, (2004)
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2006 International Federation for Information Processing
About this paper
Cite this paper
Henzler, S., Teichmann, P., Koban, M., Berthold, J., Georgakos, G., Schmitt-Landsiedel, D. (2006). Impact of Gate Leakage on Efficiency of Circuit Block Switch-Off Schemes. In: Glesner, M., Reis, R., Indrusiak, L., Mooney, V., Eveking, H. (eds) VLSI-SOC: From Systems to Chips. IFIP International Federation for Information Processing, vol 200. Springer, Boston, MA. https://doi.org/10.1007/0-387-33403-3_15
Download citation
DOI: https://doi.org/10.1007/0-387-33403-3_15
Publisher Name: Springer, Boston, MA
Print ISBN: 978-0-387-33402-8
Online ISBN: 978-0-387-33403-5
eBook Packages: Computer ScienceComputer Science (R0)