default search action
"Feasibility Study of High-Level Synthesis: Implementation of a Real-Time ..."
Panu Sjövall (2023)
- Panu Sjövall:
Feasibility Study of High-Level Synthesis: Implementation of a Real-Time HEVC Intra Encoder on FPGA. University of Tampere, Finland, 2023
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.