default search action
Juan José Raygoza-Panduro
Person information
Refine list
refinements active!
zoomed in on ?? of ?? records
view refined list in
export refined list as
2020 – today
- 2024
- [j8]Emilio Isaac Baungarten-Leon, Susana Ortega-Cisneros, Uriel Jaramillo-Toral, Francisco J. Rodriguez-Navarrete, Luis Pizano-Escalante, Juan José Raygoza-Panduro:
Vector Accelerator Unit for Caravel. IEEE Embed. Syst. Lett. 16(1): 73-76 (2024) - 2022
- [c11]L. A. Luna-Rodriguez, Francisco J. Rodriguez-Navarrete, Susana Ortega-Cisneros, Miguel Rivera-Acosta, Jorge Rivera Dominguez, Juan José Raygoza-Panduro:
Implementation of 8-Channel Pulse Width Modulation with AXI4-Lite Interface. CCE 2022: 1-5
2010 – 2019
- 2019
- [j7]Emmanuel Dávila Delgado, Juan José Raygoza-Panduro, Edwin C. Becerra-Alvarez, Francisco Javier Espinoza Jurado, Eric Francisco Gutiérrez Frías:
Low cost DSP-based educational embedded platform for real-time simulation and fast implementation of complex systems in Simulink. Comput. Appl. Eng. Educ. 27(4): 955-970 (2019) - 2015
- [j6]Jorge Rivera, Juan José Raygoza-Panduro, Susana Ortega-Cisneros, Andrés Figueroa, Ofelia Begovich:
FPGA-based startup for AC electric drives: Application to a greenhouse ventilation system. Comput. Ind. 74: 173-185 (2015) - [j5]Susana Ortega-Cisneros, Miguel A. Carrazco-Díaz, Adrian Pedroza de-la-Crúz, Juan José Raygoza-Panduro, Jorge Rivera Dominguez, Federico Sandoval-Ibarra:
HW/SW Co-Design of a Specific Accelerator for Robotic Computer Vision. Computación y Sistemas 19(3) (2015) - [c10]Gerardo Soria García, Adrian Pedroza de-la-Crúz, Susana Ortega-Cisneros, Juan José Raygoza-Panduro, Eduardo Bayro-Corrochano:
A Hardware Implementation of a Unit for Geometric Algebra Operations With Parallel Memory Arrays (Abstract Only). FPGA 2015: 272 - [c9]Susana Ortega-Cisneros, Juan Luis del Valle-Padilla, Ivan Emmanuel Duenas Garcia, Jorge Rivera Dominguez, Juan José Raygoza-Panduro:
Design and implementation of a DC motor control using Field Programmable Analog Arrays. CCE 2015: 1-6 - [c8]Susana Ortega-Cisneros, Jorge Rivera Dominguez, Pablo Moreno Villalobos, Carlos Agustin Torres C., H. Hernandez-Hector, Juan José Raygoza-Panduro:
An image processor for convolution and correlation of binary images implemented in FPGA. CCE 2015: 1-5 - 2014
- [j4]Jorge Rivera, Florentino Chavira, Alexander G. Loukianov, Susana Ortega-Cisneros, Juan José Raygoza-Panduro:
Discrete-time modeling and control of a boost converter by means of a variational integrator and sliding modes. J. Frankl. Inst. 351(1): 315-339 (2014) - [c7]Susana Ortega-Cisneros, Miguel A. Carrazco-Díaz, Adrian Pedroza de-la-Crúz, Juan José Raygoza-Panduro, Federico Sandoval-Ibarra, Jorge Rivera Dominguez:
Real Time Hardware Accelerator for Image Filtering. CIARP 2014: 80-87 - [c6]J. A. Rentería-Cedano, L. M. Aguilar-Lobo, Susana Ortega-Cisneros, José Raúl Loo-Yau, Juan José Raygoza-Panduro:
FPGA Implementation of a NARX Network for Modeling Nonlinear Systems. CIARP 2014: 88-95 - [c5]Susana Ortega-Cisneros, Juan José Raygoza-Panduro, Daniel Tonali Aranda Bretón, José Roberto Reyes Barón:
Space-time AER protocol receiver asynchronously controlled on FPGA. CCE 2014: 1-7 - [c4]Susana Ortega-Cisneros, Juan José Raygoza-Panduro, José Roberto Reyes Barón, Daniel Tonali Aranda Bretón, Antonio Casillas Zamora:
Characterization technique to implement self-timed cells for VLSI design blocks. CCE 2014: 1-6 - 2012
- [j3]Jorge Rivera, Christian Mora-Soto, Susana Ortega-Cisneros, Juan José Raygoza-Panduro, Alexander G. Loukianov:
Copper and Core Loss Minimization for Induction Motors Using High-Order Sliding-Mode Control. IEEE Trans. Ind. Electron. 59(7): 2877-2889 (2012) - [c3]Alexander G. Loukianov, Jorge Rivera, Alma Y. Alanis, Juan José Raygoza-Panduro:
Super-twisting sensorless control of linear induction motors. CCE 2012: 1-5
2000 – 2009
- 2008
- [j2]Juan José Raygoza-Panduro, Susana Ortega-Cisneros, Jorge Rivera, Alberto de la Mora Gálvez:
Design of a Mathematical Unit in FPGA for the Implementation of the Control of a Magnetic Levitation System. Int. J. Reconfigurable Comput. 2008: 634306:1-634306:9 (2008) - 2007
- [j1]Susana Ortega-Cisneros, Juan José Raygoza-Panduro, Alberto de la Mora Gálvez:
Design and Implementation of the AMCC Self-Timed Microprocessor in FPGAs. J. Univers. Comput. Sci. 13(3): 377-387 (2007) - 2005
- [c2]Susana Ortega-Cisneros, Juan José Raygoza-Panduro, Juan Suardíaz Muro, Eduardo I. Boemo:
Rapid prototyping of a self-timed ALU with FPGAs. ReConFig 2005 - [c1]Juan José Raygoza-Panduro, Susana Ortega-Cisneros, Eduardo I. Boemo:
FPGA implementation of a synchronous and self-timed neuroprocessor. ReConFig 2005
Coauthor Index
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.
Unpaywalled article links
Add open access links from to the list of external document links (if available).
Privacy notice: By enabling the option above, your browser will contact the API of unpaywall.org to load hyperlinks to open access articles. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the Unpaywall privacy policy.
Archived links via Wayback Machine
For web page which are no longer available, try to retrieve content from the of the Internet Archive (if available).
Privacy notice: By enabling the option above, your browser will contact the API of archive.org to check for archived content of web pages that are no longer available. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the Internet Archive privacy policy.
Reference lists
Add a list of references from , , and to record detail pages.
load references from crossref.org and opencitations.net
Privacy notice: By enabling the option above, your browser will contact the APIs of crossref.org, opencitations.net, and semanticscholar.org to load article reference information. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the Crossref privacy policy and the OpenCitations privacy policy, as well as the AI2 Privacy Policy covering Semantic Scholar.
Citation data
Add a list of citing articles from and to record detail pages.
load citations from opencitations.net
Privacy notice: By enabling the option above, your browser will contact the API of opencitations.net and semanticscholar.org to load citation information. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the OpenCitations privacy policy as well as the AI2 Privacy Policy covering Semantic Scholar.
OpenAlex data
Load additional information about publications from .
Privacy notice: By enabling the option above, your browser will contact the API of openalex.org to load additional information. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the information given by OpenAlex.
last updated on 2024-05-08 21:45 CEST by the dblp team
all metadata released as open data under CC0 1.0 license
see also: Terms of Use | Privacy Policy | Imprint