default search action
Microprocessors and Microsystems, Volume 43
Volume 43, June 2016
- Mohamed Bakhouya
, Masoud Daneshtalab
Many-core System-on-Chip: architectures and applications. 1-3
- Edoardo Fusella, Alessandro Cilardo:
Minimizing power loss in optical networks-on-chip through application-specific mapping. 4-13 - Simon Holmbacka, Jörg Keller, Patrick Eitschberger, Johan Lilius
Accurate energy modeling for many-core static schedules with streaming applications. 14-25 - Mostafa Said
A design methodology and various performance and fabrication metrics evaluation of 3D Network-on-Chip with multiplexed Through-Silicon Vias. 26-46 - Taeyoung Kim, Jintaek Kang, Sungchan Kim, Soonhoi Ha:
SoPHy+: Programming model and software platform for hybrid resource management of many-core accelerators. 47-58 - Andrea Mineo, Maurizio Palesi, Giuseppe Ascia, Vincenzo Catania:
Exploiting antenna directivity in wireless NoC architectures. 59-66 - Paolo Meloni, Francesca Palumbo
MPSoCs for real-time neural signal decoding: A low-power ASIP-based implementation. 67-80 - Kyu Yeun Kim, Woongki Baek:
Quantifying the performance and energy efficiency of advanced cache indexing for GPGPU computing. 81-94 - James A. Ross, David A. Richie, Song Jun Park, Dale R. Shires:
Parallel programming model for the Epiphany many-core coprocessor using threaded MPI. 95-103 - Letian Huang
Tolerating transient illegal turn faults in NoCs. 104-115
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.
last updated on 2024-12-22 19:01 CET by the dblp team
all metadata released as open data under CC0 1.0 license
see also: Terms of Use | Privacy Policy | Imprint
dblp was originally created in 1993 at:
since 2018, dblp has been operated and maintained by:
the dblp computer science bibliography is funded and supported by: