default search action
NORCHIP 2013: Vilnius, Lithuania
- 2013 NORCHIP, Vilnius, Lithuania, November 11-12, 2013. IEEE 2013
- Janne P. Aikio
, Timo Rahkonen
Analysis of band-to-band mixing distortion contributions in some usual circuit topologies. 1-4 - Ameya Bhide, Atila Alvandpour:
Critical path analysis of two-channel interleaved digital MASH ΔΣ modulators. 1-4 - Kriss Osmanis
3D volumetric display design challenges. 1-4 - Erik Bruun, Ivan Ring Nielsen:
Trends in university programs in nanoelectronics and microsystems. 1-6 - Mikail Yücetas, Mika Pulkkinen, Jakub Gronicz, Kari Halonen:
A temperature sensor with 3σ inaccuracy of +0.5/-0.75 °C and energy per conversion of 0.65 μJ using a 0.18 μm CMOS technology. 1-4 - Somayeh Khoroush, Midia Reshadi:
A fault tolerant approach for application-specific Network-on-Chip. 1-6 - Felice Francesco Tafuri, Daniel Sira, Torben Larsen
Modeling and predistortion of envelope tracking power amplifiers using a memory binomial model. 1-4 - Markku Åberg, Jan Saijets:
Feasibility of a cryogenic SiGe amplifier at 4 k. 1-4 - Pekka Keränen
Algorithmic time-to-digital converter. 1-4 - Mairo Leier
Sleep apnea pre-screening on neonates and children with shoe integrated sensors. 1-4 - Alexandru Amaricai, Oana Boncalo:
SRT radix-2 dividers with (5, 4) redundant representation of partial remainder. 1-5 - Yanxiang Huang, Ajay Kapoor, Robert Rutten, José Pineda de Gyvez:
A 13 bits 4.096 GHz 45 nm CMOS digital decimation filter chain using Carry-Save format numbers. 1-4 - Isael Diaz, Chenxin Zhang, Lieven Hollevoet, Jim Svensson, Joachim Neves Rodrigues, Leif R. Wilhelmsson, Thomas Olsson, Liesbet Van der Perre, Viktor Öwall:
Nex generation digital front-end for multi-standard concurrent reception. 1-6 - Aleksandr Vasjanov
Implementing OCEAN scripts in RF circuit design. 1-4 - Ville Eerola, Jari Nurmi
Correlator design and implementation for GNSS receivers. 1-6 - Kin Keung Lee, Kristian Granhaug, Nikolaj Andersen
A study of low-power crystal oscillator design. 1-4 - Muhammad Fahim Ul Haque, Ted Johansson
Combined RF and multilevel PWM switch mode power amplifier. 1-4 - Surya Sharma, Trond Ytterdal:
Low power front end electronics for in-probe beamforming in ultrasound imaging. 1-4 - Muh-Dey Wei, Dirk Bormann, Stefan Kaehlert, Tobias D. Werth, Lei Liao, Sheng-Fuh Chang, Renato Negra:
3.5 GHz triple cascaded current-reuse low noise amplifier. 1-4 - Maksim Gorev, Raimund Ubar
At-speed self-testing of high-performance pipe-lined processing architectures. 1-6 - Peter Pracný, Ivan H. H. Jørgensen, Liang Chen, Erik Bruun
Interpolation by a prime factor other than 2 in low-voltage low-power ΣΔ DAC. 1-6 - Mohammadreza Pourakbar, Markus Törmänen, Michael Faulkner
An LC-based tunable low-isolation device for adaptive duplexers. 1-4 - Ivan H. H. Jørgensen, Niels Marker-Villumsen:
How to implement an experimental course on analog IC design in a standard semester schedule. 1-6 - Quoc-Tai Duong, Jerzy J. Dabrowski, Atila Alvandpour:
Highly linear open-loop output driver design for high speed capacitive DACs. 1-4 - Ming Shen
An analytical model for spectral peak frequency prediction of substrate noise in CMOS substrates. 1-4 - Ye Xu, Trond Ytterdal:
A 7-bit 50ms/s single-ended asynchronous SAR ADC in 65nm CMOS. 1-4 - Shenjie Wang, José Luis Merino, Francisco Molina-Lopez
Design of a CMOS single stage dual-mode SC C/V converter for capacitive sensors. 1-6 - Andrius Platakis, Algirdas Baskys
Limited active harmonic compensation in a grid-connected photovoltaic inverter. 1-4 - Ali Zaher, Philipp Häfliger
Single poly non-volatile memory cells for miniaturized sensors in 90nm CMOS technology. 1-4 - Stefan Granlund, Liang Liu
Implementation of a highly-parallel soft-output MIMO detector with fast node enumeration. 1-4 - Geng Yang, Li Xie, Li-Rong Zheng:
Evaluation of non-contact flexible electrodes connected with a customized IC-steps towards a fully integrated ECG sensor. 1-5 - Gregor Sievers, Peter Christ, Julian Einhaus, Thorsten Jungeblut
Design-space exploration of the configurable 32 bit VLIW processor CoreVA for signal processing applications. 1-4 - Srinivasa Reddy Kuppireddi, Oddvar Søråsen:
High aspect ratio lateral electrode nano gap rectangular plate micro-resonator novel process. 1-4 - Simo Hietakangas, Mikko Hietanen, Timo Rahkonen
1.8 W, 19 MHz envelope amplifier for envelope tracking and envelope elimination and restoration. 1-4 - Jia Sun, Timo Rahkonen
Settling performance enhancement by pre-charging technique in switched-capacitor circuit. 1-4 - Dejan Radjen, Pietro Andreani, Martin Anderson, Lars Sundström
A low-power 2nd-order CT ΔΣ modulator with a single operational amplifier. 1-4 - Jan A. Angevare, Kristof Blutman, Amir Zjajo, Nick van der Meijs:
A CMOS 0.23pj Freeze Vernier Time-To-Digital Converter. 1-4 - Shailesh Singh Chouhan
A simple all MOS voltage reference for RFID applications. 1-3 - Romualdas Navickas:
Self-formation processes in high-speed integrated circuits. 1-8 - Wei Wei, Ole Kiel Jensen, Jan H. Mikkelsen
Self-heating and memory effects in RF power amplifiers explained through electro-thermal. 1-4 - Jing Ning, Klaus Hofmann:
A integrated high voltage controller for a reconfigurable antenna array. 1-4 - Marko Neitola
Comparison of static and memory predistortion in envelope tracking system. 1-4 - Michal Stala, Rakesh Gangarajaiah, Ove Edfors
Area and power reduction in DFT based channel estimators for OFDM systems. 1-4 - Tobias Tired, Henrik Sjöland
A 1V SiGe power amplifier for 81-86 GHz E-band. 1-4 - Shubo Yan, Mattias Andersson, Henrik Sjöland
A 31.25/125MSps continuous-time ΔΣ ADC with 64/59db SNDR in 130nm CMOS. 1-4 - Vaidotas Barzdenas
Micro- and nano-electronics education in Vilnius Gediminas Technical University. 1-4 - Khurram Shahzad, Bengt Oelmann:
An FPGA-based high-performance wireless vibration analyzer. 1-5
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.
last updated on 2024-12-22 19:08 CET by the dblp team
all metadata released as open data under CC0 1.0 license
see also: Terms of Use | Privacy Policy | Imprint
dblp was originally created in 1993 at:
since 2018, dblp has been operated and maintained by:
the dblp computer science bibliography is funded and supported by: