default search action
15th NEWCAS 2017: Strasbourg, France
- 15th IEEE International New Circuits and Systems Conference, NEWCAS 2017, Strasbourg, France, June 25-28, 2017. IEEE 2017, ISBN 978-1-5090-4991-2
- Luc Hébrard, Mohamad Sawan:
Welcome. 1-2 - François Gaugaz, François Krummenacher, Maher Kayal:
Implementation of a high-speed discrete-time analog emulator for real-time fault location in electrical power networks. 1-4 - Paul Chollet, Benoit Larras, Cyril Lahuec, Fabrice Seguin, Matthieu Arzel
:
An ultra-low power iterative clique-based neural network integrated in 65-nm CMOS. 5-8 - Majd H. Eid, Esther Rodríguez-Villegas:
Analysis of reversion losses in charge pumps and its impact on efficiency for low power design. 9-12 - Arthur Campos de Oliveira, David Cordova, Hamilton Klimach, Sergio Bampi
An ultra-low power high-order temperature- compensated CMOS voltage reference. 13-16 - Alireza Saberkari, Javad Bagheri
System-level implementation of output-capacitorless sliding-mode control based-digital LDO regulator. 17-20 - Alireza Ghaffari, Mathieu Léonardon, Yvon Savaria, Christophe Jégo, Camille Leroux:
Improving performance of SCMA MPA decoders using estimation of conditional probabilities. 21-24 - Guilherme Paim
Pruning and approximation of coefficients for power-efficient 2-D Discrete Tchebichef Transform. 25-28 - Zakaria Tidjani, Salim Chitroub, Abdallah Meraoumia, Mokhtar Smahi:
An effective biometric identification system using a new image Fuzzy modeling for reliable feature extraction. 29-32 - Liao Wang, Soichi Hirokawa, Ryo Harada, Masanori Hashimoto
Contributions of SRAM, FF and combinational circuit to chip-level neutron-induced soft error rate: - Bulk vs. FD-SOI at 0.5 and 1.0V -. 33-36 - Amirhossein Moshrefi, Hossein Aghababa, Omid Shoaei:
Knock signal denoising employing a new time domain method. 37-40 - Truong Nguyen Pham, Christian Finck, Patrice Marchand
18F autoradiography using pixelated CMOS technology. 41-44 - Daniel García-Lesta
Effect of temporal and spatial noise on the performance of hardware oriented background extraction algorithms. 45-48 - Camille Dupoiron, Arnaud Verdant, Gilles Sicard:
Smart pixel architecture for low power CMOS image sensor: Time-to-first spike with inhibition mechanism. 49-52 - Nicolas Brochard, Dominique Ginhac
In-pixel ADC in 3D technology. 53-56 - Alexis Matwyschuk, Emmanuel Bacher, Nicolas Metzger, Wilfried Uhring
A real time 3D video CMOS sensor with time gated photon counting. 57-60 - Charles Effiong, Gilles Sassatelli, Abdoulaye Gamatié:
Roundabout: A Network-on-Chip router with adaptive buffer sharing. 65-68 - Marco Balboni, Davide Bertozzi:
Concurrent network-on-chip lifetime testing through selective disconnection of its communication channels. 69-72 - Nikil D. Dutt
Empowering autonomy through self-awareness in MPSoCs. 73-76 - Julie Dumas, Eric Guthmuller
Trace-driven exploration of sharing set management strategies for cache coherence in manycores. 77-80 - Nima Taherinejad, Muhammad Ali Shami, Sai Manoj P. D.
Self-aware sensing and attention-based data collection in Multi-Processor System-on-Chips. 81-84 - Felipe Rosa, Luciano Ost
Evaluation of multicore systems soft error reliability using virtual platforms. 85-88 - Ryosuke Yumoto, Satoshi Komatsu:
Characteristics optimization of stochastic ADC and its automatic generation system. 89-92 - Igor M. Filanovsky
Maximally flat property and bandwidth enhancing by transfer function zeroes. 93-96 - Yoshitaka Kitani, Kazuyuki Wada, Kawori Sekine, Moriya Nakamura:
Analog FIR filter derived from the generating function for the Bernoulli numbers. 97-100 - Roberto Gómez-García
Lumped-element RF analog multi-band bandpass filter concept for software-defined-radio architectures. 101-104 - Arzu Ergintav, Frank Herzel, Johannes Borngräber, Herman Jalli Ng, Dietmar Kissinger:
Low-power and low-noise programmable frequency dividers in a 130 nm SiGe BiCMOS technology. 105-108 - Stefanie Lehmann, Friedel Gerfers:
Channel analysis for a 6.4 Gb/s DDR5 data buffer receiver front-end. 109-112 - Yosra Gargouri, Hervé Petit, Patrick Loumeau, Baptiste Cecconi, Patricia Desgreys:
Analog-to-information converter design for low-power acquisition of astrophysical signals. 113-116 - Ding-Lan Shen, Ting-Ta Lee:
A 0.5 V low-voltage low-dropout regulator. 117-120 - Zhaopeng Wei, Yves Leduc, Emeric de Foucauld, Gilles Jacquemod:
Novel building blocks for PLL using complementary logic in 28nm UTBB-FDSOI technology. 121-124 - Sandeep Kaur Kingra
Stability analysis of hybrid CMOS-RRAM based 4T-2R NVSRAM. 125-128 - Reza Shabanpour, Tilo Meister
A transistor model for a-IGZO TFT circuit design built upon the RPI-aTFT model. 129-132 - Ahmad Hassan
Stability of GaN150-based HEMT in high temperature up to 400°C. 133-136 - Laurent Osberger, Jean-Baptiste Schell, Vincent Frick:
On optimal operation of the CHOPFET magnetic field transducer. 137-140 - Paul Gosselin, Pietro Buccella, Adil Koukab, Maher Kayal:
Toward low-power PPG-based heart rate monitoring using a MOS-PN hybrid photosensor. 141-144 - Hervé Barthélemy, Rémy Vauché, Valentin Gies
Transimpedance instrumentation amplifier based on current inversion. 145-148 - Yasser Moursy, Anthony Quelen, Gaël Pillonnet
Design of fully integrated resonance switched capacitor converters in FDSOI technology. 149-152 - Imed Jani, Didier Lattard, Pascal Vivet
Innovative structures to test bonding alignment and characterize high density interconnects in 3D-IC. 153-156 - Erwan Libessart, Matthieu Arzel
A scaling-less Newton-Raphson pipelined implementation for a fixed-point inverse square root operator. 157-160 - Imad Benacer
A high-speed traffic manager architecture for flow-based networking. 161-164 - Cui Keer, Victor Adrian, Yin Sun, Bah-Hwee Gwee
A low-harmonics low-noise randomized modulation scheme for multi-phase DC-DC converters. 165-168 - Giacomo Ripamonti, Stefano Michelis, Pietro Buccella, Adil Koukab, Maher Kayal:
Substrate-currents-aware characterization of an integrated buck DC/DC converter for floor-plan optimization. 169-172 - Nelly Elsayed, Zaghloul Saad Zaghloul, Magdy A. Bayoumi:
BCI/AIS low power adaptive architecture for early prediction of epilepsy seizures. 173-176 - Matteo Pagin, Joachim Becker, Maurits Ortmanns:
Evaluation of spike sorting and compression for digitally reconfigurable non-uniform quantization. 177-180 - Yves Gendrault, Morgan Madec
A microelectronic approach to identifying and modeling biological noise. 181-184 - Girish A. Subbarao, Philipp Dominik Häfliger
Fair arbitration for multi-instrument Space Probe. 185-188 - Godwin Enemali
An FPGA-based adaptive tuning control for a cochlea-mimicking filter channel. 189-192 - Gabriel Gagnon-Turcotte, Esmaeel Maghsoudloo, Younès Messaddeq
A wireless photostimulator for optogenetics with live animals. 193-196 - Tamer Elfaramawy, Cheikh Latyr Fall, Martin Morissette, Francois Lellouche, Benoit Gosselin
Wireless respiratory monitoring and coughing detection using a wearable patch sensor network. 197-200 - Jessy Mathault, Dominic Grenier, Amine Miled:
Counter/reference-based potentiostat architecture analysis and comparison. 201-204 - Dmitry Osipov, Steffen Paul:
Two-step monotonic switching scheme for low-power SAR ADCs. 205-208 - Thomas Bos
An 8-11b 320kS/s resolution scalable noise shaping SAR ADC. 209-212 - Themistoklis G. Mavrogordatos, Mustafa Kilic, Yusuf Leblebici:
A hybrid CDAC - threshold configuring SAR ADC in 28nm FDSOI CMOS. 213-216 - Pierre Bisiaux, Caroline Lelandais-Perrault, Anthony Kolar, Philippe Bénabès, Filipe Vinci dos Santos:
A 14-b two-step inverter-based ΣΔ ADC for CMOS image sensor. 217-220 - Chih-Kai Chang, Yu-Kai Tsai, Kai-Han Cheng, Liang-Hung Lu:
A 0.3-V 7.6-fJ/conv-step delta-sigma time-to-digital converter with a gated-free ring oscillator. 221-224 - Ademir de Jesus Costa, Fernando Martins Cardoso, Edson Pinto Santana, Ana Isabela Araújo Cunha:
Improvements to a compact MOSFET model for design by hand. 225-228 - Omid Khorgami
Extracting a closed-form I-V equation and noise analysis for CNFET in analog/RF applications. 229-232 - Jack Ou, Pietro M. Ferreira:
Design considerations of a CMOS envelope detector for low power wireless receiver applications. 233-236 - Ghaith Kazma, Ghaith Bany Hamad, Otmane Aït Mohamed, Yvon Savaria:
Analysis of SEU propagation in sequential circuits at RTL using Satisfiability Modulo Theories. 237-240 - Morgan Madec
Virtual prototyping for biosystems: A spicy challenge. 241-244 - Gabriel Teofilo Neves Guimaraes, Hamilton Duarte Klimach, Sergio Bampi
A fully integrated CMOS 2.4GHz and 24dBm linear power amplifier. 245-248 - Venkata Narasimha Manyam
An FIR memory polynomial predistorter for wideband RF power amplifiers. 249-252 - Giap Luong, Jean-Marie Pham, Pierre Medrel
Design of a 2.5 GHz LTE 65-nm CMOS reconfigurable Power Amplifier for UAV. 253-256 - Parit Kanjanavirojkul, Nguyen Ngoc Mai Khanh, Tetsuya Iizuka, Toru Nakura, Kunihiro Asada:
Impulse signal generator based on current-mode excitation and transmission line resonator. 257-260 - Dongjun Park
A 0.15 to 2.2 GHz all-digital delay-locked loop. 261-264 - Ahmed Liacha
A variable RADIX-2r algorithm for single constant multiplication. 265-268 - Himan Khanzadi, Yvon Savaria, Jean-Pierre David:
A data driven CGRA Overlay Architecture with embedded processors. 269-272 - Marcos Hervé, Cristiano Thiele, Diogenes Machado, Guilherme Wojichowski, César Crovato, Sergio Bampi
Data compression and decompression Integrated Circuit for AC Power Quality data. 273-276 - Bianca Silveira, Rafael S. Ferreira, Guilherme Paim
Low power SATD architecture employing multiple sizes Hadamard Transforms and adder compressors. 277-280 - Raphael Dornelles, Guilherme Paim
A power-efficient 4-2 Adder Compressor topology. 281-284 - Rahul Kumar Yadav, Farabi Ibne Jamal, Mohamed Eissa, Jan Wessel, Dietmar Kissinger:
A 60 GHz wideband Variable Gain Amplifier in 130nm SiGe BiCMOS for dielectric spectroscopy. 285-288 - Aziz Oukaira
Thermal cooling system development for LabPET II scanners by forced convection flow. 289-292 - Mehdi Noormohammadi Khiarak, Kiyotaka Sasagawa
A high-precision CMOS biophotometry sensor with noise cancellation and two-step A/D conversion. 293-296 - Tao Tang, Wang Ling Goh, Lei Yao, Yuan Gao
A TDM-based multi-channel analog front-end for wearable dry EEG recording system. 297-300 - Takatsugu Kamata, Masayuki Ueda, Yusaku Hirai, Sadahiro Tani, Tomohiro Asano, Shodai Isami, Toshifumi Kurata, Keiji Tatsumi
An analog front-end employing 87 dB SNDR stochastic SAR-ADC for a biomedical sensor. 301-304 - Assia El-Hadbi, Abdelkarim Cherkaoui, Oussama Elissati, Jean Simatic, Laurent Fesquet:
On-the-fly and sub-gate-delay resolution TDC based on self-timed ring: A proof of concept. 305-308 - Mostafa Rizk
NoC-MRAM architecture for memory-based computing: Database-search case study. 309-312 - Mickaël Fiorentino, Yvon Savaria, Claude Thibeault:
FPGA implementation of Token-based Self-timed processors: A case study. 313-316 - Qi An, Sébastien Le Beux, Ian O'Connor
Arithmetic Logic Unit based on all-spin logic devices. 317-320 - Rafail Psiakis, Angeliki Kritikakou
Run-time Instruction Replication for permanent and soft error mitigation in VLIW processors. 321-324 - Tony Hanna, Nathalie Deltimple, Sébastien Fregonese:
A wideband highly efficient class-J integrated power amplifier for 5G applications. 325-328 - Ouajdi Brini, Mounir Boukadoum:
Virtualization of the LTE physical layer symbol processing with GPUs. 329-332 - Burak Unal
Analysis and implementation of resource efficient probabilistic Gallager B LDPC decoder. 333-336 - Giovanni Piccinni
A novel distance measurement technique for indoor positioning systems based on Zadoff-Chu Sequences. 337-340 - Abderrahmane Haloua, Remy Vauche, Nicolas Dehaese, Jean Gaubert:
A fully digital Ultra-wide band sub-GHz pulse generator. 341-344 - Evgenia Voulgari, Matthew Noy, Francis Anghinolfi, Daniel Perrin, François Krummenacher, Maher Kayal:
A 9-decade current to frequency converter with active leakage compensation. 345-348 - Mus'ab Shaharom, Steve Collins:
A method for determining the response of adaptive multiple reset wide dynamic range pixels. 349-352 - Juliette Le Hir, Anthony Kolar, Filipe Vinci dos Santos:
Distributed mixed-signal architecture for programmable smart image sensors. 353-356 - Christophe Layer, Esteban Cabanillas
Using quadrature modulation for precise fault location over wired communication channels. 357-360 - Swaraj Mahato, J. De Ridder, Guy Meynants
A novel technique to characterize the spatial intra-pixel sensitivity variations in a CMOS image sensor. 361-364 - Masoud Rezaei, Esmaeel Maghsoudloo, Cyril Bories, Yves De Koninck, Benoit Gosselin
A fully implantable multichip neural interface with a new scalable current-reuse front-end. 365-368 - Aref Trigui, Mohamed Ali
A 14.5 µW generic Carrier Width demodulator for telemetry-based Medical Devices. 369-372 - Alejandro Von Chong
Prototype of a multispectral and multiwavelength pulse oximeter based on a BQJ sensor. 373-376 - Hasan Afkhami Ardakani, Amir Hossein Masnadi Shirazi, Sudip Shekhar, Shahriar Mirabbasi:
A low-power temperature sensing system for implantable biomedical applications. 377-380 - Robert Sobot:
Implantable Systems - perspective review. 381-384 - Mohammed Bedier
Autonomous energy management interface for electrostatic series-parallel charge pump vibrational energy harvester. 385-388 - Mohamed Tabaa, Abbas Dandache, Karim Alami:
Hybrid renewable energy installation for research and innovation: Case of Casablanca city in Morocco. 389-392 - Z. Sabiri, Nadia Machkour
A control strategy applied to hybrid renewable energy system operated in MPPT strategy. 393-396 - Sara El-yahyaoui, Ali Ahaitouf, Sarah El Himer, Abdellah Mechaqrane, Jean-Paul Salvestrini
Optimal design of a dielectric totally internally reflecting concentrator for CPV units. 397-400 - Abderrahmane Jarrou, Dominique Sauter:
Simulation, analysis and identification of a Renewable energy system. 401-404 - Ayoub Fentis
Short-term solar power forecasting using Support Vector Regression and feed-forward NN. 405-408
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.
last updated on 2025-01-30 20:37 CET by the dblp team
all metadata released as open data under CC0 1.0 license
see also: Terms of Use | Privacy Policy | Imprint
dblp was originally created in 1993 at:
since 2018, dblp has been operated and maintained by:
the dblp computer science bibliography is funded and supported by: