default search action
"Power and latency efficient mechanism: a seamless bridge between buffered ..."
Jing Lin, Xiaola Lin (2012)
- Jing Lin, Xiaola Lin:
Power and latency efficient mechanism: a seamless bridge between buffered and bufferless routing in on-chip network. J. Supercomput. 61(3): 1048-1067 (2012)
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.