default search action
"Practical VHDL optimization for timing critical FPGA applications."
Kimmo Kuusilinna, Timo Hämäläinen, Jukka Saarinen (1999)
- Kimmo Kuusilinna, Timo Hämäläinen, Jukka Saarinen:
Practical VHDL optimization for timing critical FPGA applications. Microprocess. Microsystems 23(8-9): 459-469 (1999)
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.