More Web Proxy on the site http://driver.im/

default search action

combined dblp search
author search
venue search
publication search

ask others

"A Modelling and Nonlinear Equalization Technique for a 20 Gb/s 0.77 pJ/b ..."

Mayank Raj, Manuel Monge, Azita Emami (2016)

> Home

Details and statistics

DOI: 10.1109/JSSC.2016.2553040

access: closed

type: Journal Article

metadata version: 2021-10-14

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/jssc/RajME16
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jssc/RajME16
Mayank Raj, Manuel Monge, Azita Emami:
A Modelling and Nonlinear Equalization Technique for a 20 Gb/s 0.77 pJ/b VCSEL Transmitter in 32 nm SOI CMOS. IEEE J. Solid State Circuits 51(8): 1734-1743 (2016)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.