2 CIM-SRAM With Multi-Bit Analog Batch-Normalization.">2 CIM-SRAM With Multi-Bit Analog Batch-Normalization., dblp, computer science, bibliography, knowledge graph, author, editor, publication, conference, journal, book, thesis, database, collection, open data, bibtex">

More Web Proxy on the site http://driver.im/

default search action

combined dblp search
author search
venue search
publication search

ask others

"IMPACT: A 1-to-4b 813-TOPS/W 22-nm FD-SOI Compute-in-Memory CNN ..."

Adrian Kneip et al. (2023)

> Home

Details and statistics

DOI: 10.1109/JSSC.2023.3269098

access: closed

type: Journal Article

metadata version: 2023-07-07

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/jssc/Kneip0VB23
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jssc/Kneip0VB23
Adrian Kneip, Martin Lefebvre, Julien Verecken, David Bol:
IMPACT: A 1-to-4b 813-TOPS/W 22-nm FD-SOI Compute-in-Memory CNN Accelerator Featuring a 4.2-POPS/W 146-TOPS/mm² CIM-SRAM With Multi-Bit Analog Batch-Normalization. IEEE J. Solid State Circuits 58(7): 1871-1884 (2023)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.