default search action
"Tunneling transistor based 6T SRAM bitcell circuit design in sub-10nm domain."
Nahid M. Hossain et al. (2017)
- Nahid M. Hossain, Arif Iqbal, Hemanshu Shishupal, Masud H. Chowdhury:
Tunneling transistor based 6T SRAM bitcell circuit design in sub-10nm domain. MWSCAS 2017: 1485-1488
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.