default search action
"A 16-bit 64-channel 2-order Incremental Σ-Δ ADC with On-Chip ..."
Guangyi Chen et al. (2019)
- Guangyi Chen, You You, Wengao Lu, Xueyou Shi, Zhongjian Chen, Yacong Zhang:
A 16-bit 64-channel 2-order Incremental Σ-Δ ADC with On-Chip Decimator for X-ray Detections. ISCAS 2019: 1-5
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.