nd generation high performance infrastructure CPUs and system IPs.">nd generation high performance infrastructure CPUs and system IPs., dblp, computer science, bibliography, knowledge graph, author, editor, publication, conference, journal, book, thesis, database, collection, open data, bibtex">

More Web Proxy on the site http://driver.im/

default search action

combined dblp search
author search
venue search
publication search

ask others

"Arm Neoverse N2: Arm's 2nd generation high performance ..."

Andrea Pellegrini (2021)

> Home

Details and statistics

DOI: 10.1109/HCS52781.2021.9567483

access: closed

type: Conference or Workshop Paper

metadata version: 2021-10-25

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/hotchips/Pellegrini21
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/hotchips/Pellegrini21
Andrea Pellegrini:
Arm Neoverse N2: Arm's 2^nd generation high performance infrastructure CPUs and system IPs. HCS 2021: 1-27

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.