default search action
"An 11.75-Gb/s combined decision feedback equalizer and clock data recovery ..."
Lijun Li, Michael M. Green (2007)
- Lijun Li, Michael M. Green:
An 11.75-Gb/s combined decision feedback equalizer and clock data recovery circuit in 0.18-μm CMOS. ESSCIRC 2007: 508-511
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.