[go: up one dir, main page]
More Web Proxy on the site http://driver.im/ skip to main content
10.1145/2380356.2380389acmconferencesArticle/Chapter ViewAbstractPublication PagesesweekConference Proceedingsconference-collections
research-article

Assessing the suitability of the NGMP multi-core processor in the space domain

Published: 07 October 2012 Publication History

Abstract

Multi-core processors are increasingly being considered as a means to provide the performance required by future safety-critical embedded systems. In this line, Aeroflex Gaisler has developed, in conjunction with the European Space Agency, the NGMP, a quad-core processor to be used in the future space missions of the Agency. Unfortunately, the use of multi-core processors in industrial domains is not straightforward since it poses various challenges on the timing behavior of the system. This is mainly due to the interferences tasks suffer when accessing hardware shared resources and which can affect their WCET. Although the effect of inter-task interferences in multi-core shared resources on real-time applications has received attention from academia, most of the solutions proposed require hardware changes. The lack of quantitative studies of the slowdown on applications' performance caused by inter-task interferences on real COTS multi-core processors, limit their use by industry.
As a first step to understand the effect of inter-task interference in real COTS processors, this paper evaluates the timing predictability properties of the NGMP. In particular, we measure the maximum variation on tasks' execution time due to inter-task interferences accessing NGMP's shared hardware resources. To that end, we use a set of specialized micro-benchmarks designed to stress specific processor shared resources. The results of this can be useful for developing interference-aware WCET estimation methodologies and scheduling algorithms for real-time applications running on embedded multi-core processors.

References

[1]
AMBA Bus Specification. http://www.arm.com/products/system-ip/amba/amba-open-specifications.php.
[2]
ESA contract: 22279/09/NL/JK.
[3]
ESA contract 4200023100, System Impact of Distributed Multi-core Systems.
[4]
NGMP Preliminary Datasheet Version 1.6, August 2011 http://microelectronics.esa.int/ngmp/LEON4-NGMP-DRAFT-1-6.pdf.
[5]
ARC Advisory Group. Process Safety System Worldwide Outlook. Market Analysis and Forecast through. 2012.
[6]
ACROSS. ARTEMIS CROSS-Domain Architecture. http://www.across-project.eu.
[7]
Benny Akesson, Kees Goossens, and Markus Ringhofer. Predator: a predictable SDRAM memory controller. In CODES+ISSS, USA, 2007. ACM.
[8]
Jan Andersson, Jiri Gaisler, and Roland Weigand. Next generation multipurpose microprocessor. In DASIA, 2010.
[9]
C. Boneti, F. J. Cazorla, R. Gioiosa, A. Buyuktosunoglu, C. Y. Cher, and M. Valero. Software-controlled priority characterization of power5 processor. In 35th International Symposium on Computer Architecture (ISCA), 2008.
[10]
V. Cakarevic, P. Radojkovic, J. Verdu, A. Pajuelo, F. J. Cazorla, M. Nemirovsky, and M. Valero. Characterizing the resource-sharing levels in the ultrasparc t2 processor. In 42nd International Symposium on Microarchitecture (MICRO), 2009.
[11]
P. Clarke. Automotive chip content growing fast, says Gartner (9/6/2010). http://www.eetimes.com/electronics-news/4207377/Automotive-chip-contentgrowing-fast.
[12]
R. Gioiosa, F. Petrini, K. Davis, and F. Lebaillif-Delamare. Analysis of system overhead on parallel computers. In Proceedings of the 2003 ACM/IEEE conference on Supercomputing, 2003.
[13]
Henning Butz. Open Integrated Modular Avionic (IMA): State of the Art and future Development Road Map at Airbus Deutschland. Department of Avionic Systems at Airbus Deutschland GmbH.
[14]
T. Lundqvist and P. Stenstrom. Timing anomalies in dynamically scheduled microprocessors. In RTSS, 1999.
[15]
MERASA. EU-FP7 Project: www.merasa.org.
[16]
Jan Nowotsch and Michael Paulitsch. Leveraging multi-core computing architectures in avionics. Ninth European Dependable Computing Conference (EDCC 2012), 2012.
[17]
Marco Paolieri, Eduardo Quinones, Francisco J. Cazorla, Guillem Bernat, and Mateo Valero. Hardware support for WCET analysis of hard real-time multicore systems. In ISCA, Austin, TX, USA, 2009.
[18]
Marco Paolieri, Eduardo Quinones, Francisco J. Cazorla, and Mateo Valero. An Analyzable Memory Controller for Hard Real-Time CMPs . Embedded System Letters (ESL), 2009.
[19]
parMERASA. EU-FP7 Project: http://www.parmerasa.eu/.
[20]
Rodolfo Pellizzoni, Andreas Schranzhofer, Jian-Jia Chen, Marco Caccamo, and Lothar Thiele. Worst case delay analysis for memory interference in multicore systems. In Proceedings of the Conference on Design, Automation and Test in Europe, DATE '10, 2010.
[21]
F. Petrini, D. J. Kerbyson, and S. Pakin. The case of the missing supercomputer performance: Achieving optimal performance on the 8,192 processors of ASCI Q. In Proceedings of the 2003 ACM/IEEE conference on Supercomputing, 2003.
[22]
Jason Poovey. Characterization of the EEMBC Benchmark Suite. North Carolina State University, 2007.
[23]
PRET. Precision Timed (PRET) Machines. http://chess.eecs.berkeley.edu/pret.
[24]
PROARTIS. Probabilistically analyzable real-time systems. feb 2010. http://www.proartis-project.eu/.
[25]
Radojković, Petar; Girbal, Sylvain; Grasset, Arnaud; Quiñones, Eduardo; Yehia, Sami; and Cazorla, Francisco J. On the evaluation of the impact of shared resources in multithreaded cots processors in time-critical environments. ACM Trans. Archit. Code Optim., 8(4):34:1--34:25, January 2012.
[26]
P. Radojković, V. Cakarević, J. Verdú, A. Pajuelo, R. Gioiosa, F. Cazorla, M. Nemirovsky, and M. Valero. Measuring Operating System Overhead on CMT Processors. In SBAC-PAD '08: Proceedings of the 2008 20th International Symposium on Computer Architecture and High Performance Computing, 2008.
[27]
T-CREST. EU-FP7 Project: http://www.t-crest.org/.
[28]
http://www.predator-project.eu.
[29]
http://www.rtems.org/.

Cited By

View all
  • (2024)SafeTI: A Hardware Traffic Injector for Complex MPSoC Platform Validation and CharacterizationACM Transactions on Design Automation of Electronic Systems10.1145/370391030:1(1-25)Online publication date: 13-Nov-2024
  • (2023) Kryptonite: Worst-Case Program Interference Estimation on Multi-Core Embedded SystemsACM Transactions on Embedded Computing Systems10.1145/360912822:5s(1-23)Online publication date: 31-Oct-2023
  • (2023)Accurately Measuring Contention in Mesh NoCs in Time-Sensitive Embedded SystemsACM Transactions on Design Automation of Electronic Systems10.1145/358200628:3(1-34)Online publication date: 3-Apr-2023
  • Show More Cited By

Recommendations

Comments

Please enable JavaScript to view thecomments powered by Disqus.

Information & Contributors

Information

Published In

cover image ACM Conferences
EMSOFT '12: Proceedings of the tenth ACM international conference on Embedded software
October 2012
266 pages
ISBN:9781450314251
DOI:10.1145/2380356
Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

Sponsors

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 07 October 2012

Permissions

Request permissions for this article.

Check for updates

Author Tags

  1. cots processors
  2. multi-core
  3. real-time
  4. wcet

Qualifiers

  • Research-article

Conference

ESWEEK'12
ESWEEK'12: Eighth Embedded System Week
October 7 - 12, 2012
Tampere, Finland

Acceptance Rates

Overall Acceptance Rate 60 of 203 submissions, 30%

Contributors

Other Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

  • Downloads (Last 12 months)10
  • Downloads (Last 6 weeks)1
Reflects downloads up to 26 Dec 2024

Other Metrics

Citations

Cited By

View all
  • (2024)SafeTI: A Hardware Traffic Injector for Complex MPSoC Platform Validation and CharacterizationACM Transactions on Design Automation of Electronic Systems10.1145/370391030:1(1-25)Online publication date: 13-Nov-2024
  • (2023) Kryptonite: Worst-Case Program Interference Estimation on Multi-Core Embedded SystemsACM Transactions on Embedded Computing Systems10.1145/360912822:5s(1-23)Online publication date: 31-Oct-2023
  • (2023)Accurately Measuring Contention in Mesh NoCs in Time-Sensitive Embedded SystemsACM Transactions on Design Automation of Electronic Systems10.1145/358200628:3(1-34)Online publication date: 3-Apr-2023
  • (2023)Improving Timing-Related Guarantees for Main Memory in Multicore Critical Embedded Systems2023 IEEE Real-Time Systems Symposium (RTSS)10.1109/RTSS59052.2023.00031(265-278)Online publication date: 5-Dec-2023
  • (2023)Black-Box IP Validation with the SafeTI Traffic Injector: A Success Story2023 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT)10.1109/DFT59622.2023.10313565(1-4)Online publication date: 3-Oct-2023
  • (2023)Evaluation of the Multicore Performance Capabilities of the Next Generation Flight Computers2023 IEEE/AIAA 42nd Digital Avionics Systems Conference (DASC)10.1109/DASC58513.2023.10311151(1-10)Online publication date: 1-Oct-2023
  • (2023)Validation of Task Scheduling Techniques in Multithread Time Predictable SystemsIEEE Access10.1109/ACCESS.2023.327543711(46979-46997)Online publication date: 2023
  • (2022)Mixed Criticality on Multi-cores Accounting for Resource Stress and Resource SensitivityProceedings of the 30th International Conference on Real-Time Networks and Systems10.1145/3534879.3534883(103-115)Online publication date: 7-Jun-2022
  • (2022)Making Powerful Enemies on NVIDIA GPUs2022 IEEE Real-Time Systems Symposium (RTSS)10.1109/RTSS55097.2022.00040(383-395)Online publication date: Dec-2022
  • (2022)A framework for multi-core schedulability analysis accounting for resource stress and sensitivityReal-Time Systems10.1007/s11241-022-09377-858:4(456-508)Online publication date: 19-Feb-2022
  • Show More Cited By

View Options

Login options

View options

PDF

View or Download as a PDF file.

PDF

eReader

View online with eReader.

eReader

Media

Figures

Other

Tables

Share

Share

Share this Publication link

Share on social media