Abstract
This work presents a methodology for low-power embedded software design to mass-produced microprocessors. It is based on identifying the frequently accessed loops from the application program and to build a loop table in already present on-chip memory of standard microcontroller. By using the loop table, the loops are accessed from the on-chip memory and not any longer from a power expensive memory bus. Results based on benchmarks show a considerable reduction in power, without penalties in area or performance.
Preview
Unable to display preview. Download preview PDF.
Similar content being viewed by others
References
Vahid, F., Gordon-Ross, A.: A Self-Optimizing Embedded Microprocessor using a Loop Table for Low Power. In: ISLPED, pp. 219–224. ACM, New York (2001)
Lee, L.H., Moyer, B., Arends, J.: Instruction Fetch Energy Reduction Using Loop Caches for Embedded Applications with Small Tight Loops. In: ISLPED, pp. 267–269. ACM, New York (1999)
Kucukcakar, K.: An ASIP Design Methodology for Embedded Systems. In: CODES, pp. 17–21. ACM, New York (1999)
Steinke, S., Wehmeyer, L., Lee, B., Marwedel, P.: Assigning Program and Data Objects to Scratchpad for Energy Reduction. In: DATE, IEEE, Los Alamitos (2002)
Steinke, S., et al.: Reducing Energy Consumption by Dynamic Copying of Instructions onto Onchip Memory. In: ISSS, pp. 213–218. ACM, New York (2002)
Panda, P.R., Dutt, N.D., Nicolau, A.: Efficient Utilization of Scratch-Pad Memory in Embedded Processor Application. In: ED&TC, pp. 7–11. IEEE, Los Alamitos (1997)
Caputa, P., et al.: An Extended Transition Energy Cost Model for Buses in Deep Submicron Technologies. In: Macii, E., Paliouras, V., Koufopavlou, O. (eds.) PATMOS 2004. LNCS, vol. 3254, pp. 849–858. Springer, Heidelberg (2004)
Liu, D., Svensson, C.: Power Consumption Estimation in CMOS VLSI Chips. J. of Solid- State Circuits 29, 663–670 (1994)
Chandra, G., Kapur, P., Saraswat, K.C.: Scaling Trends for the On Chip Power Dissipation. In: International Interconnect Technology Conference, pp. 154–156. IEEE, Los Alamitos (2002)
Freescale Semiconductor, Inc.: Reference Manual and Guide M68HC11 (2002), http://www.freescale.com
Microchip Technology, Inc.: Data Sheet PIC18C601/801 (2001), http://www.microchip.com
Thibault, S.: GM HC11 CPU Core. Green Mountain Computing Systems (2000)
Austriamicrosystem, AMS: 0.35μm CMOS Digital Standard Cell Databook (2003), www.austriamicrosystems.com
Synopsys, Inc.: Tool Manuals (2004), http://www.synopsys.com
Kim, N.S., et al.: Leakage Current: Moore.s Law Meets Static Power. Computer Society 36(12), 68–75 (2003)
Murgan, T., et al.: On timing and power consumption in inductively coupled on-chip interconnects. In: Macii, E., Paliouras, V., Koufopavlou, O. (eds.) PATMOS 2004. LNCS, vol. 3254, pp. 819–828. Springer, Heidelberg (2004)
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2005 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Possamai Bastos, R., Lima Kastensmidt, F., Reis, R. (2005). Designing Low-Power Embedded Software for Mass-Produced Microprocessor by Using a Loop Table in On-Chip Memory. In: Paliouras, V., Vounckx, J., Verkest, D. (eds) Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation. PATMOS 2005. Lecture Notes in Computer Science, vol 3728. Springer, Berlin, Heidelberg. https://doi.org/10.1007/11556930_7
Download citation
DOI: https://doi.org/10.1007/11556930_7
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-540-29013-1
Online ISBN: 978-3-540-32080-7
eBook Packages: Computer ScienceComputer Science (R0)