[go: up one dir, main page]
More Web Proxy on the site http://driver.im/ skip to main content
10.5555/800291.811373acmconferencesArticle/Chapter ViewAbstractPublication PagesdacConference Proceedingsconference-collections
Article
Free access

Advanced LILAC - an Automated Layout Generation system for MOS/LSIs

Published: 01 January 1974 Publication History

Abstract

This paper describes the layout model and algorithm applied to an advanced LILAC system which is capable of automatically designing MOS/LSI chip layouts containing PLAs. The system, which is a fully automated design system, inputs logic description and outputs layout drawing.

References

[1]
N.Sugiyama, et.al.: An Integrated Circuit Design Problem on Graph-Theoretical Approach, 1970 IEEE. ISSCC.
[2]
J.F.Jarvis: Interactive Graphics Mask Design Program, 1971 IEEE. ISSCC p.116
[3]
B.W.Kernighan, et.al.,: An Efficient Heuristic Procedure for Partitioning Graph, BSTJ, p291-307, Feb. 1970
[4]
D.G.Schweikert, et.al.,: A Proper Model for the Partitioning of Electrical Circuits, the 9th DA Workshop, p57, 1972
[5]
D.M.Schuler, et.al.,: Clustering and Linear Placement, the 9th DA Workshop, p50, 1972
[6]
R.L.Mattison,: A High Quality, Low Cost Router for MOS/LSI, the 9th DA Workshop, p.94, 1972
[7]
B.W.Kernighan, et.al.,: An Optimum Channel-Routing Algorithm for Polycell Layout of Integrated Circuits, the 10th DA Workshop, p.50, 1973
[8]
T.Kozawa, et.al.: Block and Track Method for Automated Layout Generation of MOS/LSI Arrays, 1972 IEEE, ISSCC, p.62
[9]
Electronics, Mar. 30, 1970, p.133
[10]
H.Horino, et.al.,: Routing Algorithm between two Blocks or Element, IECE (Japan) materials for Semiconductor and Transistor Study, No. SSD-70-64, Mar. 1971
[11]
H.Kawanishi, et.al.,: A Routing Method of Building Block LSI, IECE (Japan) materials for Circuit and System Theory Study, No, CT73-19, July 1973
[12]
N. Amano, et.al.,: An Elimination Method for Cyclic Path of the Wiring Restriction Graph in LILAC system, 1973 IECE(Japan) Digst. of Conf. No. 1397
[13]
T.Asano, et.al.,: Realizability of Wiring for Building Block Type LSI, Trans. on IECE(Japan) Vol. 56-A, No 9, p.489-496, Sep. 1973

Cited By

View all
  • (1988)A high packing density module generator for CMOS logic cellsProceedings of the 25th ACM/IEEE Design Automation Conference10.5555/285730.285801(439-444)Online publication date: 1-Jun-1988
  • (1988)A “DOGLEG” channel routerPapers on Twenty-five years of electronic design automation10.1145/62882.62892(111-119)Online publication date: 1-Jun-1988
  • (1986)Efficient placement algorithms optimizing delay for high-speed ECL masterslice LSIsProceedings of the 23rd ACM/IEEE Design Automation Conference10.5555/318013.318079(404-410)Online publication date: 2-Jul-1986
  • Show More Cited By

Recommendations

Comments

Please enable JavaScript to view thecomments powered by Disqus.

Information & Contributors

Information

Published In

cover image ACM Conferences
DAC '74: Proceedings of the 11th Design Automation Workshop
January 1974
388 pages

Publisher

IEEE Press

Publication History

Published: 01 January 1974

Check for updates

Qualifiers

  • Article

Acceptance Rates

Overall Acceptance Rate 1,770 of 5,499 submissions, 32%

Upcoming Conference

DAC '25
62nd ACM/IEEE Design Automation Conference
June 22 - 26, 2025
San Francisco , CA , USA

Contributors

Other Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

  • Downloads (Last 12 months)74
  • Downloads (Last 6 weeks)13
Reflects downloads up to 14 Dec 2024

Other Metrics

Citations

Cited By

View all
  • (1988)A high packing density module generator for CMOS logic cellsProceedings of the 25th ACM/IEEE Design Automation Conference10.5555/285730.285801(439-444)Online publication date: 1-Jun-1988
  • (1988)A “DOGLEG” channel routerPapers on Twenty-five years of electronic design automation10.1145/62882.62892(111-119)Online publication date: 1-Jun-1988
  • (1986)Efficient placement algorithms optimizing delay for high-speed ECL masterslice LSIsProceedings of the 23rd ACM/IEEE Design Automation Conference10.5555/318013.318079(404-410)Online publication date: 2-Jul-1986
  • (1983)Automatic placement algorithms for high packing density V L S IProceedings of the 20th Design Automation Conference10.5555/800032.800660(175-181)Online publication date: 27-Jun-1983
  • (1982)On routing for custom integrated circuitsProceedings of the 19th Design Automation Conference10.5555/800263.809304(887-893)Online publication date: 1-Jan-1982
  • (1981)MILD - A cell-based layout system for MOS-LSIProceedings of the 18th Design Automation Conference10.5555/800073.802400(828-836)Online publication date: 29-Jun-1981
  • (1981)A dogleg “optimal” channel router with completion enhancementsProceedings of the 18th Design Automation Conference10.5555/800073.802391(762-768)Online publication date: 29-Jun-1981
  • (1981)Design automation status in JapanProceedings of the 18th Design Automation Conference10.5555/800073.802278(43-50)Online publication date: 29-Jun-1981
  • (1980)A “grid-free” channel routerProceedings of the 17th Design Automation Conference10.1145/800139.804508(22-31)Online publication date: 23-Jun-1980
  • (1979)CALMOSProceedings of the 16th Design Automation Conference10.5555/800292.811698(102-108)Online publication date: 25-Jun-1979
  • Show More Cited By

View Options

View options

PDF

View or Download as a PDF file.

PDF

eReader

View online with eReader.

eReader

Login options

Media

Figures

Other

Tables

Share

Share

Share this Publication link

Share on social media