Data path optimisation and delay matching for asynchronous bundled-data balsa circuits
Abstract
Balsa provides an open-source design flow where asynchronous circuits are created from high-level specifications, but the syntax-driven translation often results in performance overhead. To improve this, we exploit the fact that bundled-data circuits can be divided into data and control path. Hence, tailored optimisation techniques can be applied to both paths separately. For control path optimisation, STG-based resynthesis has been used (applying logic minimisation). To continue the investigation, we additionally apply synchronous standard tools to optimise the data path. However, this removes the matched delays needed for a properly working bundled-data circuit. Therefore, we also present two algorithms to automatically insert proper matched delays. Our experiments show a performance improvement of up to 44 % and energy consumption improvement of up to 60 % compared to the original Balsa implementation.
References
[1]
S. Zeidler, M. Goderbauer, and M. Krstic, "Design of a low-power asynchronous elliptic curve cryptography coprocessor," in Electronics, Circuits, and Systems (ICECS), 2013 IEEE 20th International Conference on. IEEE, 2013, pp. 569--572.
[2]
A. Bardsley and D. A. Edwards, "The Balsa asynchronous circuit synthesis system," in Forum on Design Languages, Sep. 2000.
[3]
T. Yoneda, A. Matsumoto, M. Kato, and C. Myers, "High level synthesis of timed asynchronous circuits," in Asynchronous Circuits and Systems, 2005. ASYNC 2005. Proceedings. 11th IEEE International Symposium on, March 2005, pp. 178--189.
[4]
F. Fernández-Nogueira and J. Carmona, "Integrated circuit and system design. power and timing modeling, optimization and simulation," L. Svensson and J. Monteiro, Eds. Berlin, Heidelberg: Springer-Verlag, 2009, ch. Logic Synthesis of Handshake Components Using Structural Clustering Techniques, pp. 188--198.
[5]
S. Golubcovs, V. Walter, and N. Kluge, "STG-based resynthesis for balsa circuits," in Proceedings of the 2013 13th International Conference on Application of Concurrency to System Design, ser. ACSD '13. Washington, DC, USA: IEEE Computer Society, 2013, pp. 140--149.
[6]
A. Alekseyev, I. Poliakov, V. Khomenko, and A. Yakovlev, "Optimisation of balsa control path using stg resynthesis," 21st UK Asynchronous Forum, 2009.
[7]
N. Kluge and R. Wollowski, "Optimising bundled-data balsa circuits," in 2016 22nd IEEE International Symposium on Asynchronous Circuits and Systems (ASYNC'16), May 2016, pp. 99--106.
[8]
W. Vogler and B. Kangsah, "Improved decomposition of signal transition graphs," Fundamenta Informaticae, vol. 76, pp. 161--197, 2006.
[9]
J. Cortadella, M. Kishinevsky, A. Kondratyev, L. Lavagno, and A. Yakovlev, Logic synthesis of asynchronous controllers and interfaces, ser. Advanced Microelectronics. Springer-Verlag, 2002.
[10]
A. Alekseyev, V. Khomenko, A. Mokhov, D. Wist, and A. Yakovlev, "Improved parallel composition of labelled Petri nets," in Proceedings of the 2011 Eleventh International Conference on Application of Concurrency to System Design, ser. ACSD '11. Washington, DC, USA: IEEE Computer Society, 2011, pp. 131--140.
[11]
A. Valmari, "The state explosion problem," in Lectures on Petri Nets I: Basic Models, Advances in Petri Nets, the Volumes Are Based on the Advanced Course on Petri Nets. London, UK, UK: Springer-Verlag, 1998, pp. 429--528.
[12]
T. Murata, "Petri nets: Properties, analysis and applications." Proceedings of the IEEE, vol. 77, no. 4, pp. 541--580, April 1989.
[13]
M. Schaefer, D. Wist, and R. Wollowski, "Desij-enabling decomposition-based synthesis of complex asynchronous controllers," in Application of Concurrency to System Design, 2009. ACSD '09. Ninth International Conference on, July 2009, pp. 186--190.
[14]
J. Cortadella, M. Kishinevsky, A. Kondratyev, L. Lavagno, and A. Yakovlev, "Petrify: a tool for manipulating concurrent specifications and synthesis of asynchronous controllers," IEICE Transactions on Information and Systems, vol. E80-D, no. 3, pp. 315--325, 1997.
[15]
V. Khomenko, M. Koutny, and A. Yakovlev, "Detecting state coding conflicts in stg unfoldings using sat," in Application of Concurrency to System Design, 2003. Proceedings. Third International Conference on, June 2003, pp. 51--60.
Recommendations
Data path optimisation and delay matching for asynchronous bundled-data balsa circuits
2017 IEEE/ACM International Conference on Computer-Aided Design (ICCAD)Balsa provides an open-source design flow where asynchronous circuits are created from high-level specifications, but the syntax-driven translation often results in performance overhead. To improve this, we exploit the fact that bundled-data circuits can ...
A Delay Measurement Mechanism for Asynchronous Circuits of Bundled-Data Model
DDECS '15: Proceedings of the 2015 IEEE 18th International Symposium on Design and Diagnostics of Electronic Circuits & SystemsIn this paper, we propose a delay measurement mechanism for asynchronous circuits of bundled-data model. In the proposed method, a time to digital converter (TDC) is used as a mechanism to measure the delay of a combinational block. Specifically, the ...
Design of Asynchronous Digital Systems using Two-Phase Bundled-Data Protocol
ANDESCON '12: Proceedings of the 2012 Andean Region International ConferenceSynchronous digital systems have presented serious problems of implementation in DSM (deep sub-micron) VLSI technology, like high noise, high electromagnetic emissions, significant power consuming and a high complexity to define the clock signal ...
Comments
Please enable JavaScript to view thecomments powered by Disqus.Information & Contributors
Information
Published In
Sponsors
- CEDA: Council on Electronic Design Automation
- SIGDA: ACM Special Interest Group on Design Automation
- IEEE-CAS: Circuits & Systems
In-Cooperation
- IEEE-EDS: Electronic Devices Society
Publisher
IEEE Press
Publication History
Published: 13 November 2017
Check for updates
Qualifiers
- Research-article
Conference
ICCAD '17
Sponsor:
- CEDA
- SIGDA
- IEEE-CAS
ICCAD '17: IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN
November 13 - 16, 2017
California, Irvine
Acceptance Rates
Overall Acceptance Rate 457 of 1,762 submissions, 26%
Contributors
Other Metrics
Bibliometrics & Citations
Bibliometrics
Article Metrics
- 0Total Citations
- 30Total Downloads
- Downloads (Last 12 months)2
- Downloads (Last 6 weeks)0
Reflects downloads up to 11 Dec 2024
Other Metrics
Citations
View Options
Login options
Check if you have access through your login credentials or your institution to get full access on this article.
Sign in