This book is devoted to logic synthesis and design techniques for asynchronous circuits. It uses the mathematical theory of Petri Nets and asynchronous automata to develop practical algorithms implemented in a public domain CAD tool. Asynchronous circuits have so far been designed mostly by hand, and are thus much less common than their synchronous counterparts, which have enjoyed a high level of design automation since the mid-1970s. Asynchronous circuits, on the other hand, can be very useful to tackle clock distribution, modularity, power dissipation and electro-magnetic interference in digital integrated circuits. This book provides the foundation needed for CAD-assisted design of such circuits, and can also be used as the basis for a graduate course on logic design.
Cited By
- Abbasi R, Ghassemi F and Khosravi R (2019). Verification of asynchronous systems with an unspecified component, Acta Informatica, 56:2, (161-203), Online publication date: 1-Mar-2019.
- Best E, Devillers R and Schlachter U (2018). Bounded choice-free Petri net synthesis, Acta Informatica, 55:7, (575-611), Online publication date: 1-Nov-2018.
- Kluge N and Wollowski R Data path optimisation and delay matching for asynchronous bundled-data balsa circuits Proceedings of the 36th International Conference on Computer-Aided Design, (408-415)
- Compositional design of asynchronous circuits from behavioural concepts Proceedings of the 2015 ACM/IEEE International Conference on Formal Methods and Models for Codesign, (118-127)
- Dolev D, Függer M, Posch M, Schmid U, Steininger A and Lenzen C (2014). Rigorously modeling self-stabilizing fault-tolerant circuits, Journal of Computer and System Sciences, 80:4, (860-900), Online publication date: 1-Jun-2014.
- Robinson M (2012). Asynchronous Logic Circuits and Sheaf Obstructions, Electronic Notes in Theoretical Computer Science (ENTCS), 283:C, (159-177), Online publication date: 15-Jun-2012.
- Mokhov A, Sokolov D, Rykunov M and Yakovlev A Formal modelling and transformations of processor instruction sets Proceedings of the Ninth ACM/IEEE International Conference on Formal Methods and Models for Codesign, (51-60)
Recommendations
Logic Synthesis of Controllers for B-Ternary Asynchronous Systems
ISMVL '00: Proceedings of the 30th IEEE International Symposium on Multiple-Valued LogicAsynchronous digital circuits and self-timed circuits are once again receiving attention due to the rapid development of VLSI technology and the difficulty of global clock distribution. An asynchronous system consumes lower power because unused parts of ...